Statistical Validation Methodology of CPU Power Probes

被引:0
|
作者
Mazouz, Abdelhafid [1 ]
Pradelle, Benoit [1 ]
Jalby, William [1 ]
机构
[1] Univ Versailles St Quentin Yvelines, St Quentin En Yvelines, France
关键词
Statistical performance evaluation; Power measurement; RAPL; PERFORMANCE;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Achieving or proving energy efficiency necessarily relies on the ability to perform power measurements at some point. In order to simplify power measurements at the CPU level, recent processors support model-based energy accounting interfaces such as Intel RAPL or AMD APM. Though such interfaces are an attractive option for energy characterization, their accuracy and reliability has to be verified before using them. We propose a new statistical validation methodology for CPU power estimators that does not require any complex hardware system instrumentation. The methodology only relies on a single full-system AC power meter and is able to make statistically relevant decisions about the probes reliability. We also present an experimental evaluation using two Intel machines equipped with a RAPL interface and investigate the impact of multiple parameters such as the CPU frequency or the number of active cores on the probe accuracy.
引用
收藏
页码:487 / 498
页数:12
相关论文
共 50 条
  • [41] Teaching statistical consulting before statistical methodology
    Taplin, RH
    AUSTRALIAN & NEW ZEALAND JOURNAL OF STATISTICS, 2003, 45 (02) : 141 - 152
  • [42] CPU packing for multiprocessor power reduction
    Ghiasi, S
    Felter, W
    POWER- AWARE COMPUTER SYSTEMS, 2004, 3164 : 117 - 131
  • [43] The next 700 CPU power models
    Colmant, Maxime
    Rouvoy, Romain
    Kurpicz, Mascha
    Sobe, Anita
    Felber, Pascal
    Seinturier, Lionel
    JOURNAL OF SYSTEMS AND SOFTWARE, 2018, 144 : 382 - 396
  • [44] CPU packing for multiprocessor power reduction
    Ghiasi, Soraya
    Felter, Wes
    Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2004, 3164 : 117 - 131
  • [45] IMPROVING CPU POWER AT LOWER COST
    KELLEY, ND
    INFOSYSTEMS, 1977, 24 (08): : 39 - 42
  • [46] Coupled Thermal Electrical Simulation and Validation Test for Novel High Power Delivery Design in CPU Socket Area
    Fan, Yuehong
    Yan, Hongfei
    Zhong, Jack
    Shen, Wei
    PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 996 - 1000
  • [47] EXPERIMENTAL ESTABLISHMENT OF CPU POWER VALUES
    KOLENCE, KW
    DATA MANAGEMENT, 1980, 18 (02): : 18 - &
  • [48] To a methodology for model validation
    Builtjes, PJH
    Esser, P
    Boersen, GAC
    Roemer, MGM
    MEASUREMENTS AND MODELLING IN ENVIRONMENTAL POLLUTION, 1997, : 391 - 397
  • [49] Comparison and Validation of Statistical Methods for Predicting Power Outage Durations in the Event of Hurricanes
    Nateghi, Roshanak
    Guikema, Seth D.
    Quiring, Steven M.
    RISK ANALYSIS, 2011, 31 (12) : 1897 - 1906
  • [50] Statistical power estimation dataset for external validation GoF tests on EVT distribution
    Reghenzani, Federico
    Massari, Giuseppe
    Santinelli, Luca
    Fornaciari, William
    DATA IN BRIEF, 2019, 25