共 50 条
- [42] CPU packing for multiprocessor power reduction POWER- AWARE COMPUTER SYSTEMS, 2004, 3164 : 117 - 131
- [44] CPU packing for multiprocessor power reduction Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics), 2004, 3164 : 117 - 131
- [46] Coupled Thermal Electrical Simulation and Validation Test for Novel High Power Delivery Design in CPU Socket Area PROCEEDINGS OF THE 2019 EIGHTEENTH IEEE INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS (ITHERM 2019), 2019, : 996 - 1000
- [48] To a methodology for model validation MEASUREMENTS AND MODELLING IN ENVIRONMENTAL POLLUTION, 1997, : 391 - 397
- [50] Statistical power estimation dataset for external validation GoF tests on EVT distribution DATA IN BRIEF, 2019, 25