Using Explicit Output Comparisons for Fault Tolerant Scheduling (FTS) on Modern High-Performance Processors

被引:0
|
作者
Gao, Yue [1 ]
Gupta, Sandeep K. [1 ]
Breuer, Melvin A. [1 ]
机构
[1] Univ Southern Calif, Ming Hsieh Dept Elect Engn, Los Angeles, CA 90007 USA
关键词
SYSTEMS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Soft errors and errors caused by intermittent faults are a major concern for modern processors. In this paper we provide a drastically different approach for fault tolerant scheduling (FTS) of tasks in such processors. Traditionally in FTS, error detection is performed implicitly and concurrently with task execution, and associated overheads are incurred as increases in software run-time or hardware area. However, such embedded error detection (EED) techniques, e.g., watchdog processor assisted control flow checking, only provide approximately 70% error coverage [1, 2]. We propose the idea of utilizing straightforward explicit output comparison (EOC) which provides nearly 100% error coverage. We construct a framework for utilizing EOC in FTS, identify new challenges and tradeoffs, and develop a new off-line scheduling algorithm for EOC. We show that our EOC based approach provides higher error coverage and an average performance improvement of nearly 10% over EED-based FTS approaches, without increasing resource requirements. In our ongoing research we are identifying a richer set of ways of applying EOC, by itself and in conjunction with EED, to obtain further improvements.
引用
收藏
页码:927 / 932
页数:6
相关论文
共 50 条
  • [41] MUGEN: A High-Performance Fault-Tolerant Routing Algorithm for Unreliable Networks-on-Chip
    Charif, Amir
    Zergainoh, Nacer-Eddine
    Nicolaidis, Michael
    2015 IEEE 21ST INTERNATIONAL ON-LINE TESTING SYMPOSIUM (IOLTS), 2015, : 71 - 76
  • [42] Design and Implementation of High-Performance RNS Wavelet Processors Using Custom IC Technologies
    Javier Ramírez
    Uwe Meyer-Bäse
    Fred Taylor
    Antonio García
    Antonio Lloris
    Journal of VLSI signal processing systems for signal, image and video technology, 2003, 34 : 227 - 237
  • [43] High-Performance Simulation of Electrical Logging Data in Petroleum Reservoirs Using Graphics Processors
    Glinskikh, Vyacheslav
    Dudaev, Alexander
    Nechaev, Oleg
    PARALLEL COMPUTATIONAL TECHNOLOGIES, PCT 2017, 2017, 753 : 186 - 200
  • [44] Toward Developing High-Performance RISC-V Processors Using Agile Methodology
    Xu, Yinan
    Yu, Zihao
    Tang, Dan
    Cai, Ye
    Huan, Dandan
    He, Wei
    Sun, Ninghui
    Bao, Yungang
    IEEE MICRO, 2023, 43 (04) : 98 - 106
  • [45] Attack Signature Matching using Graphics Processors in High-Performance Intrusion Detection Systems
    Mahdinia, Payam
    Berenjkoob, Mehdi
    Vatankhah, Hedayat
    2013 21ST IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2013,
  • [46] Design and implementation of high-performance RNS wavelet processors using custom IC technologies
    Ramírez, J
    Meyer-Bäse, U
    Taylor, F
    García, A
    Lloris, A
    JOURNAL OF VLSI SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2003, 34 (03): : 227 - 237
  • [47] Power-aware register renaming in high-performance processors using compiler support
    Ayala, JL
    López-Vallejo, M
    Veidenbaum, A
    INNOVATIVE ARCHITECTURE FOR FUTURE GENERATION HIGH-PERFORMANCE PROCESSORS AND SYSTEMS, PROCEEDINGS, 2004, : 20 - 27
  • [48] A comparative study of permanent magnet and switched reluctance motors for high-performance fault-tolerant applications
    Jack, AG
    Mecrow, BC
    Haylock, JA
    IEEE TRANSACTIONS ON INDUSTRY APPLICATIONS, 1996, 32 (04) : 889 - 895
  • [49] Predictive Simulation for Surface Fault Occurrence Using High-Performance Computing
    Sawada, Masataka
    Haba, Kazumoto
    Hori, Muneo
    GEOHAZARDS, 2022, 3 (01): : 88 - 105
  • [50] High-Performance Fault Tolerant Halbach Permanent Magnet Vernier Machines for Safety-Critical Applications
    Xu, Liang
    Liu, Guohai
    Zhao, Wenxiang
    Ji, Jinghua
    Fan, Xun
    IEEE TRANSACTIONS ON MAGNETICS, 2016, 52 (07)