共 50 条
- [31] Passive SVD based model order reduction with parametric port formulation 10TH IEEE WORKSHOP ON SIGNAL PROPAGATION ON INTERCONNECTS, PROCEEDINGS, 2006, : 101 - +
- [32] Provably passive second order model order reduction for package parasitics using spectral zeros 2007 IEEE NORTH-EAST WORKSHOP ON CIRCUITS AND SYSTEMS, 2007, : 123 - 126
- [34] A MODEL ORDER REDUCTION TECHNIQUE FOR NONLINEAR 3D INTERCONNECTS USING CONSTRAINT VARIABLES 2011 24TH CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (CCECE), 2011, : 861 - 864
- [35] Model-order reduction of frequency-dependent interconnects based on integrated congruence transform 2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 1139 - +
- [36] Passive Reduced Order Modeling of Multiport Interconnects via Semidefinite Programming 2010 DESIGN, AUTOMATION & TEST IN EUROPE (DATE 2010), 2010, : 622 - 625
- [38] Fast Transient Analysis of Tightly Coupled Interconnects via Overlapping Partitioning and Model-Order Reduction IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (10): : 1648 - 1656
- [40] Simulation of multiconductor transmission lines using Krylov subspace order-reduction techniques IEEE Trans Comput Aided Des Integr Circuits Syst, 5 (485-496):