Exploring Slice-Energy Saving on an Video Processing FPGA Platform with Approximate Computing

被引:8
|
作者
Zhang, Yunxiang [1 ]
Yang, Xiaokun [1 ]
Wu, Lei [1 ]
Lu, Jiang [1 ]
Sha, Kewei [1 ]
Gajjar, Archit [1 ]
He, Han [1 ]
机构
[1] Univ Houston Clear Lake, 2700 Bay Area Blvd, Houston, TX 77058 USA
关键词
Approximate design; Field Programmable Gate Array (FPGA); slice-energy cost;
D O I
10.1145/3242840.3242852
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
This paper proposes a scalable video processing platform on Field Programmable Gate Array (FPGA), providing several slice-energy cost solutions corresponding to different application constrains. Specifically three approximations of multipliers and two approximations of adders, along with the exact designs as well, are presented and integrated as twelve benchmarks to implement RGB to grayscale conversion as a case study. Experimental results show that the minimum slice-energy cost, integrated with approximate#2 adder and approximate#3 multiplier, achieves 25.17% slice-energy saving compared with the exact design by sacrificing the quality of results as 5.69% error for multiplier and 2.85% for adder.
引用
收藏
页码:138 / 143
页数:6
相关论文
共 32 条
  • [21] Exploring the Use of Volatile STT-RAM for Energy Efficient Video Processing
    Zhao, Hengyu
    Sun, Hongbin
    Yang, Qiang
    Min, Tai
    Zheng, Nanning
    PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN ISQED 2016, 2016, : 81 - 87
  • [22] High-efficient energy saving processing of big data of communication under mobile cloud computing
    Liu, Yazhen
    Fan, Pengfei
    Zhu, Jiyang
    Wen, Liping
    Fan, Xiongfei
    INTERNATIONAL JOURNAL OF MODELING SIMULATION AND SCIENTIFIC COMPUTING, 2019, 10 (04)
  • [23] Design Methodology to Explore Hybrid Approximate Adders for Energy-Efficient Image and Video Processing Accelerators
    Soares, Leonardo Bandeira
    Azevedo da Rosa, Morgana Macedo
    Diniz, Claudio Machado
    Cesar da Costa, Eduardo Antonio
    Bampi, Sergio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2019, 66 (06) : 2137 - 2150
  • [24] High Performance Computing on SpiNNaker Neuromorphic Platform: a Case Study for Energy Efficient Image Processing
    Sugiarto, Indar
    Liu, Gengting
    Davidson, Simon
    Plana, Luis A.
    Furber, Steve B.
    2016 IEEE 35TH INTERNATIONAL PERFORMANCE COMPUTING AND COMMUNICATIONS CONFERENCE (IPCCC), 2016,
  • [25] EFFECT: Energy-efficient Fog Computing Framework for Real-time Video Processing
    Zhang, Xiaojie
    Pal, Amitangshu
    Debroy, Saptarshi
    21ST IEEE/ACM INTERNATIONAL SYMPOSIUM ON CLUSTER, CLOUD AND INTERNET COMPUTING (CCGRID 2021), 2021, : 493 - 503
  • [26] An Approximate Computing Technique for Reducing the Complexity of a Direct-Solver for Sparse Linear Systems in Real-Time Video Processing
    Schaffner, Michael
    Guerkaynak, Frank K.
    Smolic, Aljosa
    Kaeslin, Hubert
    Benini, Luca
    2014 51ST ACM/EDAC/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2014,
  • [27] Energy-Efficient ECG Signal Processing based on Approximate Pruned Haar Discrete Wavelet Transform Implemented on FPGA
    Ragavi, R.
    Sheela, T.
    Muthumanickam, T.
    Kumar, G. Suresh
    Ramachandran, G.
    2024 SECOND INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTING AND INFORMATICS, ICICI 2024, 2024, : 521 - 525
  • [28] Special Session Paper: Significance-Driven Adaptive Approximate Computing for Energy-Efficient Image Processing Applications
    Burke, Dave
    Jenkus, Dainius
    Qiqieh, Issa
    Shafik, Rishad
    Das, Shidhartha
    Yakovlev, Alex
    2017 INTERNATIONAL CONFERENCE ON HARDWARE/SOFTWARE CODESIGN AND SYSTEM SYNTHESIS (CODES+ISSS), 2017,
  • [29] Exploring Approximate Adders for an Energy-Efficient Pre-Processing Pan-Tompkins Algorithm VLSI Design
    Ribeiro, Leo
    Rosa, Morgana M. A.
    Soares, Rafael
    Costa, Eduardo
    2024 37TH SBC/SBMICRO/IEEE SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN, SBCCI 2024, 2024, : 75 - 79
  • [30] Video-Rate Stereo Matching Using Markov Random Field TRW-S Inference on a Hybrid CPU plus FPGA Computing Platform
    Choi, Jungwook
    Rutenbar, Rob A.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2016, 26 (02) : 385 - 398