Investigation on the Local Variation in BCAT Process for DRAM Technology

被引:0
|
作者
Jeon, Sanghyeon [1 ]
Choi, Jaehyun [1 ]
Jung, Hyuck-chai [1 ]
Kim, Senyung [1 ]
Lee, Taewoo [1 ]
机构
[1] Samsung Elect Co, Memory Div, Yield Enhancement Team, San 16 Banwol Dong, Hwasung City 445701, Gyeonggi Do, South Korea
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
引用
收藏
页数:2
相关论文
共 50 条
  • [21] Fully planarized process integration and its effects on the process margin for 0.15-micron DRAM technology
    Shin, DW
    Shin, SH
    Kim, SB
    Lee, KH
    Chung, TY
    Kim, K
    Lee, WS
    JOURNAL OF THE KOREAN PHYSICAL SOCIETY, 1999, 35 : S815 - S819
  • [22] The evolution of DRAM cell technology
    ElKareh, B
    Bronner, GB
    Schuster, SE
    SOLID STATE TECHNOLOGY, 1997, 40 (05) : 89 - &
  • [23] DESIGN TECHNOLOGY FOR ASIC DRAM
    HAYASHI, M
    MURAKAMI, Y
    TERASAKA, T
    FUKAMACHI, T
    MORIMOTO, K
    TORIMARU, Y
    MOCHIZUKI, D
    SHARP TECHNICAL JOURNAL, 1988, (39): : 63 - 66
  • [24] Scaling trends in DRAM technology
    Bronner, G
    2004 IEEE WORKSHOP ON MICROELECTRONIC AND ELECTRON DEVICES, 2004, : 19 - 19
  • [25] REVIEWS AND PROSPECTS OF DRAM TECHNOLOGY
    NAKAGOME, Y
    ITOH, K
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 799 - 811
  • [26] Multi-gate BCAT Structure and Select Word-line Driver in DRAM for Reduction of GIDL
    Lim, Chang Young
    Kwon, Min-Woo
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2022, 22 (06) : 452 - 458
  • [27] Transistor Reliability Characterization for Advanced DRAM with HK plus MG & EUV process technology
    Lee, N-H
    Lee, S.
    Kim, S-H
    Kim, G-J
    Lee, K. W.
    Lee, Y. S.
    Hwang, Y. C.
    Kim, H. S.
    Pae, S.
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [28] Reliability Characterization for Advanced DRAM using HK/MG plus EUV Process Technology
    Lee, S.
    Kim, G-J
    Lee, N-H
    Lee, K. W.
    Woo, B. W.
    Jin, J.
    Kim, J. G.
    Lee, Y. S.
    Kim, H. S.
    Pae, S.
    2021 IEEE INTERNATIONAL ELECTRON DEVICES MEETING (IEDM), 2021,
  • [29] Transistor Reliability Characterization for Advanced DRAM with HK plus MG & EUV Process Technology
    Lee, N-H
    Lee, S.
    Kim, S-H
    Kim, G-J
    Lee, K. W.
    Lee, Y. S.
    Hwang, Y. C.
    Kim, H. S.
    Pae, S.
    2022 IEEE INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM (IRPS), 2022,
  • [30] Integrated device and process technology for sub-70nm low power DRAM
    Cho, C
    Song, S
    Kim, S
    Jang, S
    Lee, S
    Kim, H
    Park, J
    Bae, J
    Ahn, Y
    Kim, Y
    Kim, K
    2004 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2004, : 32 - 33