Fault Emulation with optimized assignment of circuit nodes to Fault Injectors

被引：0

作者：

Sedaghat-Maman, R ^{[1
]}

机构：

[1] Univ Hannover, Inst Microelect Syst, D-30167 Hannover, Germany

来源：

ISCAS '98 - PROCEEDINGS OF THE 1998 INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-6 | 1998年

关键词：

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

Fault injection into an optimized circuit is made possible with the introduction of additional logic called Fault Injectors, which are controlled by a Fault Activator. In order to attain an optimum utilization of FPGA resources a novel technique is presented for the assignment of nodes and corresponding Fault Injectors in the matrix form of the Fault Activator.

引用

页码：E135 / E138

页数：4

共 50 条

[31] Cost effective FPGA probabilistic fault emulation
Boncalo, O.
Amaricai, A.
Spagnol, C.
Popovici, E.
2014 NORCHIP, 2014,
[32] Fault emulation for dependability evaluation of VLSI systems
de Andres, David
Ruiz, Juan Carlos
Gil, Daniel
Gil, Pedro
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2008, 16 (04) : 422 - 431
[33] Improved fault emulation for synchronous sequential circuits
Raik, J
Ellervee, P
Tihhomirov, V
Ubar, R
DSD 2005: 8TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, PROCEEDINGS, 2005, : 72 - 78
[34] Advanced simulation and emulation techniques for fault injection
Garcia Valderas, Mario
Portela Garcia, Marta
Fernandez Cardenal, Raul
Lopez Ongil, Celia
Entrena, Luis
2007 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, PROCEEDINGS, VOLS 1-8, 2007, : 3339 - 3344
[35] On the emulation of software faults by software fault injection
Madeira, H
Costa, D
Vieira, M
DSN 2000: INTERNATIONAL CONFERENCE ON DEPENDABLE SYSTEMS AND NETWORKS, PROCEEDINGS, 2000, : 417 - 426
[36] ROVING EMULATION AS A FAULT-DETECTION MECHANISM
BREUER, MA
ISMAEEL, AA
IEEE TRANSACTIONS ON COMPUTERS, 1986, 35 (11) : 933 - 939
[37] On the Emulation of Vulnerabilities through Software Fault Injection
Cerveira, Frederico
Barbosa, Raul
Mercier, Marta
Madeira, Henrique
2017 13TH EUROPEAN DEPENDABLE COMPUTING CONFERENCE (EDCC 2017), 2017, : 73 - 78
[38] Experimental test bench for analog fault emulation
Toczek, Wojciech
PRZEGLAD ELEKTROTECHNICZNY, 2011, 87 (10): : 136 - 139
[39] Parsifal: A generic and configurable fault emulation environment with non-classical fault models
Weinkopf, Jan Torben
Harbich, Klaus
Barke, Erich
2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 241 - 246
[40] Speeding Up Logic Locking via Fault Emulation and Dynamic Multiple Fault Injection
Goren, Sezer
Gursoy, Cemil Cem
Yildiz, Abdullah
JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2015, 31 (5-6): : 525 - 536

← 1 2 3 4 5 →