An 8-bit 2-GSample/s analog-to-digital converter in 0.5-μm SiGe technology

被引：0
|
作者：
Vessal, F [1 ]
Salama, CAT [1 ]
机构：
[1] Univ Toronto, Edward S Rogers Sr Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
来源：
PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I: ANALOG CIRCUITS AND SIGNAL PROCESSING | 2003年
关键词：
analog-to-digital converter; folding-interpolating; HBT;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
This paper deals with the design and implementation of an 8-bit, 2-GSample/s folding-interpolating analog-to-digital converter using a 0.5-mum SiGe technology with a unity gain cut off frequency f(tau) of 47 GHz. The high-speed, high-resolution A/D converter has applications in direct IF sampling receivers for wideband communication systems. The converter occupies an area of 3.5mm. x 3.5mm including pads and exhibits a better than 7-bit ENOB for an input signal frequency up to 500 MHz and a sampling rate of 2 GSample/s. The maximum value of DNL and INL are 0.6 and 1 Lsb respectively. The power dissipation of the ADC is 3.5 W using a 3.3 V power supply.
引用
收藏
页码：893 / 896
页数：4
相关论文
共 50 条
  • [41] A wideband calibration-free 1.5-GS/s 8-bit analog-to-digital converter with low latency
    Fan Jiang
    Danyu Wu
    Lei Zhou
    Yinkun Huang
    Jin Wu
    Zhi Jin
    Xinyu Liu
    Analog Integrated Circuits and Signal Processing, 2014, 81 : 341 - 348
  • [42] An embedded low transistor count 8-bit analog-to-digital converter using a binary searching method
    Wang, CC
    Hsueh, YH
    Huang, SK
    VLSI DESIGN, 2002, 14 (02) : 193 - 202
  • [43] COMPUTER-SIMULATIONS OF A 20 GIGASAMPLE 2ND, 500 MHZ 8-BIT, ANALOG-TO-DIGITAL CONVERTER
    MAILICK, GT
    IEEE TRANSACTIONS ON MAGNETICS, 1991, 27 (02) : 2879 - 2882
  • [44] An ultra high-speed 8-bit timing interleave folding＆interpolating analog-to-digital converter with digital foreground calibration technology
    张正平
    王永禄
    黄兴发
    沈晓峰
    朱璨
    张磊
    余金山
    张瑞涛
    半导体学报, 2011, (09) : 133 - 139
  • [45] AN 8-BIT 250 MEGASAMPLE PER 2ND ANALOG-TO-DIGITAL CONVERTER - OPERATION WITHOUT A SAMPLE AND HOLD
    PEETZ, B
    HAMILTON, BD
    KANG, J
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1986, 21 (06) : 997 - 1002
  • [46] An 8-bit 20 MS/s Successive Approximation Register Analog-To-Digital Converter for Wireless Intelligent Control and Information Processing
    Lai, Wen Cheng
    Huang, Jhin Fang
    Hsieh, Cheng Gu
    FIFTH INTERNATIONAL CONFERENCE ON INTELLIGENT CONTROL AND INFORMATION PROCESSING (ICICIP), 2014, : 115 - 117
  • [47] An 8-Bit 50-MS/s CMOS Digital-Analog Converter
    Shahram Minaei
    Sait Türköz
    Analog Integrated Circuits and Signal Processing, 2004, 39 : 213 - 217
  • [48] Implementation of 8-bit Folding and Interpolating Analog to Digital Converter in 90nm technology
    Phad, Amol
    Ingale, Vaibhav
    Vaidya, Rashmi
    Shingare, Pratibha
    2016 INTERNATIONAL CONFERENCE ON COMMUNICATION AND SIGNAL PROCESSING (ICCSP), VOL. 1, 2016, : 1646 - 1649
  • [49] A simple and inexpensive 8-bit analog to digital converter for the PC's parallel port
    Zerbinati, O
    JOURNAL OF CHEMICAL EDUCATION, 1997, 74 (10) : 1241 - 1242
  • [50] An 8-bit 50-MS/s CMOS digital-analog converter
    Minaei, S
    Türköz, S
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2004, 39 (02) : 213 - 217
12345