Impact of mask topography and flare on process window of EUV lithography

被引:1
|
作者
Zhao, Rongbo [1 ,2 ]
Dong, Lisong [1 ]
Chen, Rui [1 ]
Wei, Yayi [1 ,2 ]
机构
[1] Chinese Acad Sci, Inst Microelect, Beijing 100029, Peoples R China
[2] Univ Chinese Acad Sci, Beijing 100049, Peoples R China
基金
中国国家自然科学基金;
关键词
EUV; M3D; flare; simulation; process window;
D O I
10.1117/12.2536871
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Mask three-dimensional effect (M3D) and flare are the critical issues for lithography in advanced technology nodes, especially for the extreme ultraviolet lithography (EUVL). The M3D effect leads to a shrinkage of critical dimension (CD) and the flare causes the unwanted background exposure. To evaluate impact of these two effects on EUVL performances, the process windows (PWs) of various test patterns under nominal condition are firstly simulated. And then an optimal source is selected by comparing PW values. At last, M3D is introduced by considering absorber thickness, and the flare is introduced by adding a constant distribution across the exposure field. All simulations are implemented by employing SLitho, a commercial software from Synopsys. The test patterns in simulations include line space, tip2tip and tip2line patterns, and the gaps of tip2tip and tip2line are 40, 45 and 50nm. The results of simulation show that mask topography will reduce the DOFs of test patterns, and constant flare has almost no effect on the DOFs of many test patterns.
引用
下载
收藏
页数:9
相关论文
共 50 条
  • [1] Mask topography simulation for EUV lithography
    Gordon, RL
    Mack, CA
    EMERGING LITHOGRAPHIC TECHNOLOGIES III, PTS 1 AND 2, 1999, 3676 : 283 - 297
  • [2] Mask and Wafer Topography Effects in Optical and EUV-Lithography
    Erdmann, A.
    Shao, F.
    Evanschitzky, P.
    Fuehner, T.
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 415 - 420
  • [3] Impact of EUV mask roughness on lithography performance
    Arisawa, Yukiyasu
    Terasawa, Tsuneo
    Watanabe, Hidehiro
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IV, 2013, 8679
  • [4] Impact of mask line roughness in EUV lithography
    Pret, Alessandro Vaglio
    Gronheid, Roel
    Graves, Trey
    Smith, Mark D.
    Biafore, John
    EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY II, 2011, 7969
  • [5] EUV lithography: LER design, mask, and wafer impact
    Wang, Jiahui
    Gallagher, Emily
    Van de Kerkhove, Jeroen
    Jonckheere, Rik
    Trivkovic, Darko
    OPTICAL AND EUV NANOLITHOGRAPHY XXXVII, 2024, 12953
  • [6] Comparison of EUV mask architectures by process window analysis
    Schwarzl, S
    Kamm, FM
    Hirscher, S
    Lowack, K
    Domke, WD
    Bender, M
    Wurm, S
    Pawloski, AR
    La Fontaine, B
    Holfeld, C
    Dersch, U
    Letzkus, F
    Butschke, J
    Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 435 - 445
  • [7] Mask technology for EUV lithography
    Bujak, M
    Burkhart, S
    Cerjan, C
    Kearney, P
    Moore, C
    Prisbrey, S
    Sweeney, D
    Tong, W
    Vernon, S
    Walton, C
    Warrick, A
    Weber, F
    Wedowski, M
    Wilhelmsen, K
    Bokor, J
    Jeong, S
    Cardinale, G
    Ray-Chaudhuri, A
    Stivers, A
    Tenjil, E
    Yan, P
    Hector, S
    Nguyen, K
    15TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS '98, 1999, 3665 : 30 - 39
  • [8] Process window study with various illuminations for EUV lithography applications
    Lee, Sang Hun
    Zhang, Zhiyu
    EMERGING LITHOGRAPHIC TECHNOLOGIES XI, PTS 1 AND 2, 2007, 6517
  • [9] Process window discovery methodology for extreme ultraviolet (EUV) lithography
    Halder, Sandip
    Van den Heuvel, Dieter
    Lariviere, Stephane
    Leray, Philippe
    Sah, Kaushik
    Cross, Andrew
    Mani, Antonio
    METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXIII, 2019, 10959
  • [10] EUV Mask Synthesis with Rigorous ILT for Process Window Improvement
    Braam, Kyle
    Selinidis, Kosta
    Hoppe, Wolfgang
    Cai, Hongyuan
    Xiao, Guangming
    DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962