共 50 条
- [1] Mask topography simulation for EUV lithography EMERGING LITHOGRAPHIC TECHNOLOGIES III, PTS 1 AND 2, 1999, 3676 : 283 - 297
- [2] Mask and Wafer Topography Effects in Optical and EUV-Lithography CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2010 (CSTIC 2010), 2010, 27 (01): : 415 - 420
- [3] Impact of EUV mask roughness on lithography performance EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY IV, 2013, 8679
- [4] Impact of mask line roughness in EUV lithography EXTREME ULTRAVIOLET (EUV) LITHOGRAPHY II, 2011, 7969
- [5] EUV lithography: LER design, mask, and wafer impact OPTICAL AND EUV NANOLITHOGRAPHY XXXVII, 2024, 12953
- [6] Comparison of EUV mask architectures by process window analysis Emerging Lithographic Technologies IX, Pts 1 and 2, 2005, 5751 : 435 - 445
- [7] Mask technology for EUV lithography 15TH EUROPEAN CONFERENCE ON MASK TECHNOLOGY FOR INTEGRATED CIRCUITS AND MICROCOMPONENTS '98, 1999, 3665 : 30 - 39
- [8] Process window study with various illuminations for EUV lithography applications EMERGING LITHOGRAPHIC TECHNOLOGIES XI, PTS 1 AND 2, 2007, 6517
- [9] Process window discovery methodology for extreme ultraviolet (EUV) lithography METROLOGY, INSPECTION, AND PROCESS CONTROL FOR MICROLITHOGRAPHY XXXIII, 2019, 10959
- [10] EUV Mask Synthesis with Rigorous ILT for Process Window Improvement DESIGN-PROCESS-TECHNOLOGY CO-OPTIMIZATION FOR MANUFACTURABILITY XIII, 2019, 10962