A Study of Short Channel Performance of Dual Material strained silicon Trigate (DM Strained-Si TG) SOI MOSFET

被引：0
|
作者：
Banerjee, Pritha [1 ]
Saha, Priyanka [1 ]
Dash, Dinesh Kumar [1 ]
Sarkar, Subir Kumar [1 ]
机构：
[1] Jadavpur Univ, Dept Elect & Telecommun Engn, Kolkata 700032, India
来源：
2018 INTERNATIONAL CONFERENCE ON COMPUTING, POWER AND COMMUNICATION TECHNOLOGIES (GUCON) | 2018年
关键词：
Short channel effects; Trigate MOSFETs; Silicon-on-insulator (SOI) technology; Work function engineering; THRESHOLD VOLTAGE;
D O I：
暂无
中图分类号：
TE [石油、天然气工业]; TK [能源与动力工程];
学科分类号：
0807 ; 0820 ;
摘要：
The current research highlights the analytical modeling for dual material strained silicon Trigate (DM Strained-Si TG) SOI MOSFET with additional work function engineered bottom gate. The device short channel behavior is investigated and compared with single material SOI trigate MOSFET equivalent to establish its superiority in improving the overall performance of the device and suppressing the limitations associated with device scaling. Verification of analytical data have been done using ATLAS simulated data.
引用
收藏
页码：101 / 104
页数：4
相关论文
共 50 条
  • [31] Study of Strained-Si/SiGe Channel p-MOSFETs Using TCAD
    Das, Sanghamitra
    Dash, Tara Prasanna
    Nanda, Rajib Kumar
    Maiti, C. K.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON MICROELECTRONICS, COMPUTING & COMMUNICATION SYSTEMS, MCCS 2015, 2018, 453 : 181 - 188
  • [32] A center-potential-based threshold voltage model for a graded-channel dual-material double-gate strained-Si MOSFET with interface charges
    Subba Rao Suddapalli
    Bheema Rao Nistala
    Journal of Computational Electronics, 2019, 18 : 1173 - 1181
  • [33] A center-potential-based threshold voltage model for a graded-channel dual-material double-gate strained-Si MOSFET with interface charges
    Suddapalli, Subba Rao
    Nistala, Bheema Rao
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2019, 18 (04) : 1173 - 1181
  • [34] Advanced SOI-MOSFETs with strained-Si channel for high speed CMOS - Electron/hole mobility enhancement
    Mizuno, T
    Sugiyama, N
    Satake, H
    Takagi, S
    2000 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2000, : 210 - 211
  • [35] FABRICATION OF STRAINED-Si CHANNEL P-MOSFET's ON ULTRA-THIN SiGe VIRTUAL SUBSTRATES
    Li Jingchun Yang Mohua Tan Jing Mei Dinglei (School of Microelectronics Science and Engineering
    Journal of Electronics(China), 2006, (02) : 266 - 268
  • [36] Schottky barrier height reduction and drive current improvement in metal source/drain MOSFET with strained-Si channel
    Yagishita, A. (yagishita@amc.toshiba.co.jp), 1713, Japan Society of Applied Physics (43):
  • [37] Schottky barrier height reduction and drive current improvement in metal source/drain MOSFET with strained-Si channel
    Yagishita, A
    King, TJ
    Bokor, J
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 2004, 43 (4B): : 1713 - 1716
  • [38] Study of MOS-gated strained-Si Buried Channel Field Effect Transistors
    Fobelets, K.
    Velazquez-Perez, J. E.
    Hackbarth, T.
    IETE JOURNAL OF RESEARCH, 2007, 53 (03) : 253 - 262
  • [39] Enhanced performance in surface-channel strained-Si n- and p-MOSFETs
    Rim, K
    Hoyt, JL
    Gibbons, JF
    COMPOUND SEMICONDUCTORS 1999, 2000, (166): : 281 - 286
  • [40] Advanced SOI p-MOSFETs with strained-Si channel on SiGe-on-insulator substrate fabricated by SIMOX technology
    Mizuno, T
    Sugiyama, N
    Kurobe, A
    Takagi, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) : 1612 - 1618
12345