Dynamic power-aware scheduling of real-time tasks for FPGA-based cyber physical systems against power draining hardware trojan attacks

被引:3
|
作者
Guha, Krishnendu [1 ]
Majumder, Atanu [1 ]
Saha, Debasri [1 ]
Chakrabarti, Amlan [1 ]
机构
[1] Univ Calcutta, AK Choudhury Sch Informat Technol, Kolkata, W Bengal, India
来源
JOURNAL OF SUPERCOMPUTING | 2020年 / 76卷 / 11期
关键词
Hardware trojan horse; Real-time task scheduling; Power draining attack; FPGA; AUTHENTICATION; DESIGN;
D O I
10.1007/s11227-020-03184-3
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The present era has witnessed deployment of reconfigurable hardware or field-programmable gate arrays (FPGAs) in diverse domains like automation and avionics, which are cyber physical in nature. Such cyber physical systems are associated with strict power budgets. Efficient real-time task-scheduling strategies exist that ensure execution of maximum number of tasks within the power budget. However, these do not consider hardware threats into account. Recent literature has exposed the existence of hardware trojan horses (HTHs). HTHs are malicious circuitry that remain dormant during testing and evade detection, but get activated at runtime to jeopardize operations. HTHs can be etched into the FPGA fabric by adversaries in the untrustworthy foundries, during fabrication of the FPGAs. Even vendors selling reconfigurable intellectual properties or bitstreams that configure the FPGA fabric for task operation may insert HTHs during writing the bitstream codes. HTHs may cause a variety of attacks which may affect the basic security primitives of the system like its integrity, confidentiality or availability. In this work, we explore how power draining ability of HTHs may reduce lifetime of the system. A self-aware approach is also proposed which detects the affected resources of the system and eradicates their use in future to facilitate system reliability. An offline-online scheduling strategy is proposed for periodic tasks which can ensure reliability of their operations till the expected lifetime of the system. Accommodating non-periodic tasks in the periodic task schedule based on available power is also focused. For experimentation, we consider tasks associated with EPFL benchmarks and demonstrate results based on the metric task success rate for periodic tasks and metric task rejection rate for non-periodic tasks.
引用
收藏
页码:8972 / 9009
页数:38
相关论文
共 50 条
  • [41] A power-aware, best-effort real-time task scheduling algorithm
    Wang, JG
    Ravindran, B
    Martin, T
    WSTFES 2003: IEEE WORKSHOP ON SOFTWARE TECHNOLOGIES FOR FUTURE EMBEDDED SYSTEMS, PROCEEDINGS, 2003, : 21 - 28
  • [42] PARM: A Power-Aware Message Scheduling Algorithm for Real-Time Wireless Networks
    Alghamdi, Mohammed I.
    CSE 2008: PROCEEDINGS OF THE 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING, 2008, : 299 - 306
  • [43] FPGA-based Real-Time Hardware-In-the-Loop Simulator of a Mini Solar Power Station
    Debreceni, T.
    Koekenyesi, T.
    Sueto, Z.
    Varjasi, I.
    2014 IEEE INTERNATIONAL ENERGY CONFERENCE (ENERGYCON 2014), 2014, : 70 - 75
  • [44] Dynamic power-aware scheduling algorithms for real-time task sets in parallel and distributed computing environments
    Han, JJ
    Li, QH
    Essa, AA
    CHINESE JOURNAL OF ELECTRONICS, 2006, 15 (01): : 41 - 46
  • [45] PAUC: Power-Aware Utilization Control in Distributed Real-Time Systems
    Wang, Xiaorui
    Fu, Xing
    Liu, Xue
    Gu, Zonghua
    IEEE TRANSACTIONS ON INDUSTRIAL INFORMATICS, 2010, 6 (03) : 302 - 315
  • [46] Power-aware design synthesis techniques for distributed real-time systems
    Kang, DI
    Crago, S
    Suh, J
    ACM SIGPLAN NOTICES, 2001, 36 (08) : 20 - 28
  • [47] Process algebraic modelling and analysis of power-aware real-time systems
    Lee, Insup
    Philippou, Anna
    Sokolsky, Oleg
    Computing and Control Engineering Journal, 2002, 13 (04): : 180 - 188
  • [48] Power-Aware CPU Utilization Control for Distributed Real-Time Systems
    Wang, Xiaorui
    Fu, Xing
    Liu, Xue
    Gu, Zonghua
    15TH IEEE REAL-TIME AND EMBEDDED TECHNOLOGY AND APPLICATION SYMPOSIUM: RTAS 2009, PROCEEDINGS, 2009, : 233 - +
  • [49] FPGA-based Fast Real Time Simulation of Power Systems
    Shi, Y.
    Monti, A.
    2008 IEEE POWER & ENERGY SOCIETY GENERAL MEETING, VOLS 1-11, 2008, : 5629 - 5633
  • [50] FPGA-Based Real-Time Models of IGBT Power Converters
    Tornello, L. D.
    Scelba, G.
    Cacciato, M.
    Scarcella, G.
    Palmieri, A.
    Vanelli, E.
    Pernaci, C.
    Di Dio, R.
    2018 INTERNATIONAL SYMPOSIUM ON POWER ELECTRONICS, ELECTRICAL DRIVES, AUTOMATION AND MOTION (SPEEDAM), 2018, : 519 - 526