Power estimation for large sequential circuits

被引：15
|
作者：
Kozhaya, JN
Najm, FN
机构：
[1] Univ Illinois, Dept Elect & Comp Engn, Urbana, IL 61801 USA
[2] Univ Toronto, Dept Elect & Comp Engn, Toronto, ON M5S 3G4, Canada
来源：
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS | 2001年 / 9卷 / 02期
关键词：
finite-state machine (FSM); power estimation; sequential circuit;
D O I：
10.1109/92.924063
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A power estimation approach is presented in which blocks of consecutive vectors are selected at random from a user-supplied realistic input vector set and the circuit is simulated for each block starting from an unknown state. This leads to two (upper and lower) bounds on the desired power value which can be quite tight (under 10% difference between the two in many cases). As a result, the power dissipation is obtained by simulating only a fraction of the potentially very large vector set.
引用
收藏
页码：400 / 407
页数：8
相关论文
共 50 条
  • [41] Power estimation of CMOS circuits via power software
    Rodnunsky, NL
    Margala, M
    Durdle, NG
    [J]. UNIVERSITY AND INDUSTRY - PARTNERS IN SUCCESS, CONFERENCE PROCEEDINGS VOLS 1-2, 1998, : 149 - 152
  • [42] Power estimation and power noise analysis for CMOS circuits
    Deng, AC
    [J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 1997, 7 (01) : 17 - 30
  • [43] Power Reduction in Sequential Circuits Using Logic Styles
    Anne, J. Jennifer
    Batri, K.
    [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND CONTROL (ISCO'16), 2016,
  • [44] Minimising power dissipation in partial scan sequential circuits
    Nicolici, N
    Al-Hashimi, BM
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2001, 148 (4-5): : 163 - 166
  • [45] SACSR:a low power BIST method for sequential circuits
    雷绍充
    郭军
    曹磊
    刘泽叶
    王宣明
    [J]. Journal of Pharmaceutical Analysis, 2008, (03) : 155 - 159
  • [46] Statistical Delay Fault Coverage Estimation for Synchronous Sequential Circuits
    Lakshminarayana Pappu
    Michael L. Bushnell
    Vishwani D. Agrawal
    Srinivas Mandyam-Komar
    [J]. Journal of Electronic Testing, 1998, 12 : 239 - 254
  • [47] Statistical delay fault coverage estimation for synchronous sequential circuits
    Pappu, L
    Bushnell, ML
    Agrawal, VD
    Mandyam-Komar, S
    [J]. JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1998, 12 (03): : 239 - 254
  • [48] Functional complexity estimation for large combinational circuits
    Aborhey, S
    [J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (02): : 39 - 45
  • [49] An efficient solution to the storage correspondence problem for large sequential circuits
    Cao, WL
    Walker, DMH
    Mukherjee, R
    [J]. PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 181 - 186
  • [50] Dynamic fault grouping for PROOFS: A win for large sequential circuits
    Graham, CR
    Rudnick, EM
    Patel, JH
    [J]. TENTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1997, : 542 - 544
12345