Utilization-Based Resource Partitioning for Power-Performance Efficiency in SMT Processors

被引:8
|
作者
Wang, Huaping [1 ]
Koren, Israel [1 ]
Krishna, C. Mani [1 ]
机构
[1] Univ Massachusetts, Dept Elect & Comp Engn, Amherst, MA 01003 USA
基金
美国国家科学基金会;
关键词
Simultaneous multithreading; resource partitioning; power-performance efficiency;
D O I
10.1109/TPDS.2010.199
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Simultaneous multithreading (SMT) increases processor throughput by allowing parallel execution of several threads. However, fully sharing processor resources may cause resource monopolization by a single thread or other misallocations, resulting in overall performance degradation. Static resource partitioning techniques have been suggested, but are not as effective as dynamic ones since program behavior does change over the course of its execution. In this paper, we propose an Adaptive Resource Partitioning Algorithm (ARPA) that dynamically assigns resources to threads according to changes in thread behavior. ARPA analyzes the resource usage efficiency of each thread in a given time period and assigns more resources to threads which can use them more efficiently. Its purpose is to improve the efficiency of resource utilization, thereby improving overall instruction throughput. Our simulation results on a set of 42 multiprogramming workloads show that ARPA outperforms the traditional fetch policy ICOUNT by 55.8 percent with regard to overall instruction throughput and achieves a 33.8 percent improvement over Static Partitioning. It also outperforms the current best dynamic resource allocation technique, Hill-climbing, by 5.7 percent. Considering fairness accorded to each thread, ARPA attains 43.6, 18.5, and 9.2 percent improvements over ICOUNT, Static Partitioning, and Hill-climbing, respectively, using a common fairness metric. We also explore the energy efficiency of dynamically controlling the number of powered-on reorder buffer entries for ARPA. Compared with ARPA, our energy-aware resource partitioning algorithm achieves 10.6 percent energy savings, while the performance loss is negligible.
引用
收藏
页码:1150 / 1163
页数:14
相关论文
共 50 条
  • [1] The impact of resource partitioning on SMT processors
    Raasch, SE
    Reinhardt, SK
    12TH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, PROCEEDINGS, 2003, : 15 - 25
  • [2] An Adaptive Resource Partitioning Algorithm for SMT Processors
    Wang, Huaping
    Koren, Israel
    Krishna, C. Mani
    PACT'08: PROCEEDINGS OF THE SEVENTEENTH INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES, 2008, : 230 - 239
  • [3] A resource utilization based instruction fetch policy for SMT processors
    Weng, Lichen
    Liu, Chen
    MICROPROCESSORS AND MICROSYSTEMS, 2015, 39 (01) : 1 - 10
  • [4] Utilization-based VM Consolidation Scheme for Power Efficiency in Cloud Data Centers
    Chen, Qi
    Chen, Jianxin
    Zheng, Baoyu
    Cui, Jingwu
    Qian, Yi
    2015 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION WORKSHOP (ICCW), 2015, : 1928 - 1933
  • [5] Mobile Application Processors: Techniques for Software Power-Performance Optimization
    Prakash, Alok
    Wang, Siqi
    Mitra, Tulika
    IEEE CONSUMER ELECTRONICS MAGAZINE, 2020, 9 (04) : 67 - 76
  • [6] Utilization-based Power Consumption Profiling in Smartphones
    Shukla, Narendra Kumar
    Pila, Rosarium
    Rawat, Saurabh
    PROCEEDINGS OF THE 2016 2ND INTERNATIONAL CONFERENCE ON CONTEMPORARY COMPUTING AND INFORMATICS (IC3I), 2016, : 881 - 886
  • [7] Resource Utilization-Based Container Orchestration: Closing the Gap for Enhanced Cloud Application Performance
    R. Swetha
    J. Thriveni
    K. R. Venugopal
    SN Computer Science, 6 (3)
  • [8] Dynamic Power-Performance Adjustment on Clustered Multi-Threading Processors
    Chen, Jingwei
    Shen, Li
    Wang, Zhiying
    Li, Ning
    Xu, Yemao
    2016 IEEE INTERNATIONAL CONFERENCE ON NETWORKING ARCHITECTURE AND STORAGE (NAS), 2016,
  • [9] Improving the power-performance of multicore processors through optimization of lithography and thermal processing
    Gabor, A. H.
    Brunner, T.
    Bukofsky, S.
    Butt, S.
    Clougherty, F.
    Deshpande, S.
    Faure, T.
    Gluschenkov, O.
    Greene, K.
    Le, N.
    Lindoa, P.
    Mahorowala, A. P.
    Nam, H. -J.
    Onsongo, D.
    Poindexter, D.
    Rankin, J.
    Rohrer, N.
    Stiffler, S.
    Thomas, A.
    Utomo, H.
    DESIGN FOR MANUFACTURABILITY THROUGH DESIGN-PROCESS INTEGRATION, 2007, 6521
  • [10] Adaptive high-end microprocessor for power-performance efficiency
    Trancoso, Pedro
    DSD 2006: 9TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN: ARCHITECTURES, METHODS AND TOOLS, PROCEEDINGS, 2006, : 221 - 228