Intelligent vision processor

被引:0
|
作者
Morris, John [1 ]
Gimel'farb, Georgy [1 ]
Akeila, Hani [1 ]
McKay, Robert [1 ]
Woon, Jack [1 ]
机构
[1] Univ Auckland, Dept Elect & Comp Engn, Auckland 1000, New Zealand
关键词
real-time rectification; high resolution stereo; human vision;
D O I
10.1109/BMEI.2008.353
中图分类号
R318 [生物医学工程];
学科分类号
0831 ;
摘要
It is easy to give a robot or other device trying to emulate human ability an 'eye'. Some cameras even exceed the powers of human eyes, but the computations just to measure depth (without interpreting the scene further) are handled by our brain's extraordinary parallel capabilities and are beyond the ability of any modem single processor. We describe an implementation of a vision system in reconfigurable hardware which measures scene depths at similar to 25 fps in 1 Mpixel images. This implementation uses look-up tables to remove camera distortions and misalignments and Symmetric Dynamic Programming Stereo for matching. It produces depth maps with latencies < 100 scan lines (< 3ms) for a large misalignment (5 degrees). Latency can be reduced by precise alignment and lower distortion lenses.
引用
收藏
页码:90 / 95
页数:6
相关论文
共 50 条
  • [31] DESIGN OF LOW POWER PROCESSOR FOR INTELLIGENT ROBOT
    Geng Yuanxing
    Li Yue
    JOURNAL OF ENVIRONMENTAL PROTECTION AND ECOLOGY, 2022, 23 (03): : 1225 - 1233
  • [32] Social Vision for Intelligent Vehicles: From Computer Vision to Foundation Vision
    Yu, Hui
    Wang, Yutong
    Tian, Yonglin
    Zhang, Hui
    Zheng, Wenbo
    Wang, Fei-Yue
    IEEE TRANSACTIONS ON INTELLIGENT VEHICLES, 2023, 8 (11): : 4474 - 4476
  • [33] An Atomically Thin Optoelectronic Machine Vision Processor
    Jang, Houk
    Liu, Chengye
    Hinton, Henry
    Lee, Min-Hyun
    Kim, Haeryong
    Seol, Minsu
    Shin, Hyeon-Jin
    Park, Seongjun
    Ham, Donhee
    ADVANCED MATERIALS, 2020, 32 (36)
  • [34] FAST VISION PROCESSOR CUTS COST IN HALF
    ALLAN, R
    ELECTRONIC DESIGN, 1984, 32 (05) : 236 - 236
  • [35] DEVELOPMENT AND IMPLEMENTATION OF THE NSP INTELLIGENT ALARM PROCESSOR
    BIJOCH, RW
    HARRIS, SH
    VOLKMANN, TL
    BANN, JJ
    WOLLENBERG, BF
    IEEE TRANSACTIONS ON POWER SYSTEMS, 1991, 6 (02) : 806 - 812
  • [36] Embedded vision processor employs Pentium II
    不详
    ELECTRONIC PRODUCTS MAGAZINE, 2000, 42 (11): : 79 - 80
  • [37] A MULTIPURPOSE NEURAL PROCESSOR FOR MACHINE VISION SYSTEMS
    KNOPF, GK
    GUPTA, MM
    IEEE TRANSACTIONS ON NEURAL NETWORKS, 1993, 4 (05): : 762 - 777
  • [38] COMPUTER VISION APPLICATIONS WITH THE ASSOCIATIVE STRING PROCESSOR
    KRIKELIS, A
    JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1991, 13 (02) : 170 - 184
  • [39] A manycore vision processor architecture for embedded applications
    da Silva, Bruno Almeida
    Lima, Arthur Mendes
    Yudi, Jones
    2020 X BRAZILIAN SYMPOSIUM ON COMPUTING SYSTEMS ENGINEERING (SBESC), 2020,
  • [40] Transport Triggered Array Processor for Vision Applications
    Safarpour, Mehdi
    Hautala, Ilkka
    Lopez, Miguel Bordallo
    Silven, Olli
    EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING, AND SIMULATION, SAMOS 2019, 2019, 11733 : 361 - 372