A High Performance Bitplane Encoder for the CCSDS 122.0-B-1 Compression Standard

被引：0

作者：

Kefalas, Nikoloas ^{[1
]}

Theodoridis, George ^{[1
]}

机构：

[1] Univ Patras, VLSI Design Lab, Elect & Comp Engn Dept, Rion 26500, Greece

来源：

2018 41ST INTERNATIONAL CONFERENCE ON TELECOMMUNICATIONS AND SIGNAL PROCESSING (TSP) | 2018年

关键词：

Biplane encoder; CCSDS-122.0-B-1; FPGA; Image Compression; Payload instruments; Space Applications;

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a high performance Bitplane Encoder (BPE) architecture for the CCSDS 122.0-B-1 compression standard is proposed. Exploiting inherit parallelization features of the algorithm, the introduced architecture achieves processing rate equal to 1 cycle/sample. Also, it avoids performance bottlenecks during modelling, code option selection for symbol entropy coding and symbol packing for stream generation. At the same time, high frequency and throughput values are achieved by carefully placed pipeline stages. The architecture implemented on space Virtex 5 QV FPGA device and compared with similar ones. Based on the experimental results it is proved its superiority in terms of frequency and throughput.

引用

页码：327 / 333

页数：7

共 50 条

[1] High-Throughput FPGA Implementation of the CCSDS 122.0-B-1 compression standard
Kefalas, Nikolaos
Theodoridis, George
2017 27TH INTERNATIONAL SYMPOSIUM ON POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION (PATMOS), 2017,
[2] Low-memory and high-performance architectures for the CCSDS 122.0-B-1 compression standard
Kefalas, N.
Theodoridis, G.
INTEGRATION-THE VLSI JOURNAL, 2019, 69 : 85 - 97
[3] Efficient implementation of the CCSDS 122.0-B-1 compression standard on a space-qualified field programmable gate array
1600, SPIE (07):
[4] Efficient implementation of the CCSDS 122.0-B-1 compression standard on a space-qualified field programmable gate array
Li, Li
Zhou, Gang
Fiethe, Bjoern
Michalik, Harald
Osterloh, Bjoern
JOURNAL OF APPLIED REMOTE SENSING, 2013, 7
[5] A 13.3 Gbps 9/7M Discrete Wavelet Transform for CCSDS 122.0-B-1 Image Data Compression on a Space-Grade SRAM FPGA
Machairas, Elias
Kranitis, Nektarios
ELECTRONICS, 2020, 9 (08) : 1 - 13
[6] Resiliency and Efficiency of the CCSDS 124.0-B-1 Telemetry Compression Standard
Hernandez-Cabronero, Miguel
Evans, David
Bartrina-Rapesta, Joan
Auli-Llinas, Francesc
Blanes, Ian
Serra-Sagrista, Joan
IEEE ACCESS, 2024, 12 : 36702 - 36711
[7] Flexible and High-Efficiency LDPC Encoder Architecture for CCSDS Standard
Kang, Jing
An, Junshe
Zhu, Yan
Journal of Physics: Conference Series, 2024, 2833 (01):
[8] High throughput multi-code LDPC encoder for CCSDS standard
Xie, Jinfou
Li, Shixian
Chen, Yun
Zhang, Qichen
Zeng, Xiaoyang
2019 IEEE 13TH INTERNATIONAL CONFERENCE ON ASIC (ASICON), 2019,
[9] Adaptation of the CCSDS 123.0-B-2 Standard for RGB Video Compression
Barrios, Yubal
Guerra, Raul
Lopez, Sebastian
Sarmiento, Roberto
IEEE JOURNAL OF SELECTED TOPICS IN APPLIED EARTH OBSERVATIONS AND REMOTE SENSING, 2022, 15 : 1656 - 1669
[10] High-Performance COTS FPGA SoC for Parallel Hyperspectral Image Compression With CCSDS-123.0-B-1
Tsigkanos, Antonis
Kranitis, Nektarios
Theodoropoulos, Dimitris
Paschalis, Antonios
IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2020, 28 (11) : 2397 - 2409

← 1 2 3 4 5 →