Discrete-time battery models for system-level low-power design

被引:90
|
作者
Benini, L
Castelli, G
Macii, A
Mach, E
Poncino, M
Scarsi, R
机构
[1] Univ Bologna, Dipartimento Elettron, I-40136 Bologna, Italy
[2] Politecn Torino, Dipartimento Automat & Informat, I-10129 Turin, Italy
关键词
batteries; digital systems; energy management; power demand;
D O I
10.1109/92.953497
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
For portable applications, long battery lifetime is the ultimate design goal. Therefore, the availability of battery and voltage converter models providing accurate estimates of battery lifetime is key for system-level low-power design frameworks. In this paper, we introduce a discrete-time model for the complete power supply subsystem that closely approximates the behavior of its circuit-level continuous-time counterpart. The model is abstract and efficient enough to enable event-driven simulation of digital systems described at a very high level of abstraction and that includes, among their components, also the power supply. The model gives the designer the possibility of estimating battery lifetime during system-level design exploration, as shown by the results we have collected on meaningful case studies. In addition, it is, flexible and it can thus be employed for different battery chemistries.
引用
收藏
页码:630 / 640
页数:11
相关论文
共 50 条
  • [1] System-Level Power Management for Low-Power SOC Design
    Zhu Jing-jing
    Lu Feng
    [J]. 2011 TENTH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING AND SCIENCE (DCABES), 2011, : 412 - 416
  • [2] Graduate class for system-level low-power design
    Chang, N
    Lim, H
    Lee, K
    Cho, Y
    Lee, HG
    Shim, H
    [J]. 2005 IEEE International Conference on Microelectronic Systems Education, Proceedings, 2005, : 31 - 32
  • [3] Low-power system-level design of VLSI packet switching fabrics
    Wassal, AG
    Hasan, MA
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2001, 20 (06) : 723 - 738
  • [4] System-level synthesis of low-power hard real-time systems
    Kirovski, D
    Potkonjak, M
    [J]. DESIGN AUTOMATION CONFERENCE - PROCEEDINGS 1997, 1997, : 697 - 702
  • [5] Opportunities and obstacles in low-power system-level CAD
    Wolfe, A
    [J]. 33RD DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 1996, 1996, : 15 - 20
  • [6] A System-Level Methodology for the Design of Reliable Low-Power Wireless Sensor Networks
    Brini, Oussama
    Deslandes, Dominic
    Nabki, Frederic
    [J]. SENSORS, 2019, 19 (08):
  • [7] A System-Level Solution for Low-Power Object Detection
    Li, Fanrong
    Mo, Zitao
    Wang, Peisong
    Liu, Zejian
    Zhang, Jiayun
    Li, Gang
    Hu, Qinghao
    He, Xiangyu
    Leng, Cong
    Zhang, Yang
    Cheng, Jian
    [J]. 2019 IEEE/CVF INTERNATIONAL CONFERENCE ON COMPUTER VISION WORKSHOPS (ICCVW), 2019, : 2461 - 2468
  • [8] Fast system-level power profiling for battery-efficient system design
    Lahiri, K
    Raghunathan, A
    Dey, S
    [J]. CODES 2002: PROCEEDINGS OF THE TENTH INTERNATIONAL SYMPOSIUM ON HARDWARE/SOFTWARE CODESIGN, 2002, : 157 - 162
  • [9] Impact of charge injection on system-level performance of a discrete-time GSM receiver
    Mina, R.
    Grasset, J. C.
    Naviner, J. F.
    [J]. 2006 13TH IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS AND SYSTEMS, VOLS 1-3, 2006, : 494 - +
  • [10] Low-Power Neuromorphic Hardware for Signal Processing Applications: A review of architectural and system-level design approaches
    Rajendran, Bipin
    Sebastian, Abu
    Schmuker, Michael
    Srinivasa, Narayan
    Eleftheriou, Evangelos
    [J]. IEEE SIGNAL PROCESSING MAGAZINE, 2019, 36 (06) : 97 - 110