共 50 条
- [41] Efficient Check Node Processing Architectures for Non-binary LDPC Decoding Using Power Representation JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2014, 76 (02): : 211 - 222
- [42] Efficient Check Node Unit Architecture for Non-binary Quasi-Cyclic LDPC Codes 2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 216 - 217
- [43] EFFICIENT CHECK NODE PROCESSING ARCHITECTURES FOR NON-BINARY LDPC DECODING USING POWER REPRESENTATION 2012 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS (SIPS), 2012, : 137 - 142
- [45] Receiver optimization on non-binary joint sparse graph for OFDM system WIRELESS COMMUNICATIONS & MOBILE COMPUTING, 2016, 16 (18): : 3360 - 3376
- [46] ASAIO 2019 Annual Meeting Abstracts (vol 65, pg 48, 2019) ASAIO JOURNAL, 2019, 65 (08) : E100 - E100
- [47] Improved Iterative Soft-Reliability-Based Majority-Logic Decoding Algorithm for Non-Binary Low-Density Parity-Check Codes 2011 CONFERENCE RECORD OF THE FORTY-FIFTH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS (ASILOMAR), 2011, : 894 - 898