1.5 nm direct-tunneling gate oxide Si MOSFET's

被引:321
|
作者
Momose, HS
Ono, M
Yoshitomi, T
Ohguro, T
Nakamura, S
Saito, M
Iwai, H
机构
[1] Research and Development Center, Toshiba Corporation
关键词
Electric insulators - Electric resistance - Hot carriers - Leakage currents - Oxides - Semiconducting films - Semiconducting silicon - Semiconductor device manufacture - Semiconductor junctions - Transconductance;
D O I
10.1109/16.506774
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, normal operation of a MOSFET with an ultra-thin direct-tunneling gate oxide is reported for the first time. These high current drive n-MOSFET's were fabricated with a 1.5 nm direct-tunneling gate oxide. They operate well at gate lengths of around 0.1 mu m, because the gate leakage current falls in proportional to the gate length, while the drain current increases in inverse proportion. A current drive of more than 1.0 mA/mu m and a transconductance of more than 1,000 mS/mm were obtained at a gate length of 0.09 mu m at room temperature. These are the highest values ever obtained with Si MOSFET's at room temperature. Further, hot-carrier reliability is shown to improve as the thickness of the gate oxide is reduced, even in the 1.5 mn case. This work clarifies that excellent performance-a transconductance of over 1,000 mS/mm at room temperature-can be obtained with Si MOSFET's if a high-capacitance gate insulator is used.
引用
收藏
页码:1233 / 1242
页数:10
相关论文
共 50 条
  • [31] Ultrathin oxide-nitride gate dielectric MOSFET's
    Parker, CG
    Lucovsky, G
    Hauser, JR
    IEEE ELECTRON DEVICE LETTERS, 1998, 19 (04) : 106 - 108
  • [32] Modeling and estimation of edge direct tunneling current for nanoscale metal gate (Hf/AlNx) symmetric double gate MOSFET
    Vishvakarma, S. K.
    Kumar, V. Komal
    Saxena, A. K.
    Dasgupta, S.
    MICROELECTRONICS JOURNAL, 2011, 42 (05) : 688 - 692
  • [33] Polysilicon gate enhancement of the random dopant induced threshold voltage fluctuations in sub-100 nm MOSFET's with ultrathin gate oxide
    Asenov, A
    Saini, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2000, 47 (04) : 805 - 812
  • [34] 15-nm-thick Si channel wall vertical double-gate MOSFET
    Masahara, M
    Matsukawa, T
    Ishii, K
    Liu, YX
    Tanoue, H
    Sakamoto, K
    Sekigawa, T
    Yamauchi, H
    Kanemaru, S
    Suzuki, E
    INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 949 - 951
  • [35] Cutoff frequency and propagation delay time of 1.5-nm gate oxide CMOS
    Momose, HS
    Morifuji, E
    Yoshitomi, T
    Ohguro, T
    Saito, M
    Iwai, H
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (06) : 1165 - 1174
  • [36] A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12∼16A) gate oxide
    Chung, SS
    Chen, SJ
    Yang, CK
    Cheng, SM
    Lin, SH
    Sheng, YC
    Lin, HS
    Hung, KT
    Wu, DY
    Yew, TR
    Chien, SC
    Liou, FT
    Wen, F
    2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 75
  • [37] New Floating-Body Effect in Partially Depleted SOI pMOSFET due to Direct-Tunneling Current in the Partial n plus Poly Gate
    Guegan, G.
    Gwoziecki, R.
    Touret, P.
    Raynaud, C.
    Deleonibus, S.
    Pretet, J.
    Gonnard, O.
    Gouget, G.
    ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 59 - +
  • [38] Oxide modification near gate edges due to plasma etching of poly-Si gate in submicron MOSFET
    Brozek, T
    Prabhakar, V
    Werking, J
    Chan, YD
    Viswanathan, CR
    1996 1ST INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1996, : 177 - 180
  • [39] Dual Material Gate Engineering to Reduce DIBL in Cylindrical Gate All Around Si Nanowire MOSFET for 7-nm Gate Length
    B. Sanjay
    Anil Prasad
    Semiconductors, 2020, 54 : 1490 - 1495
  • [40] Dual Material Gate Engineering to Reduce DIBL in Cylindrical Gate All Around Si Nanowire MOSFET for 7-nm Gate Length
    Sanjay
    Prasad, B.
    Vohra, Anil
    SEMICONDUCTORS, 2020, 54 (11) : 1490 - 1495