共 50 条
- [34] 15-nm-thick Si channel wall vertical double-gate MOSFET INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 949 - 951
- [36] A novel and direct determination of the interface traps in sub-100nm CMOS devices with direct tunneling regime (12∼16A) gate oxide 2002 SYMPOSIUM ON VLSI TECHNOLOGY, DIGEST OF TECHNICAL PAPERS, 2002, : 74 - 75
- [37] New Floating-Body Effect in Partially Depleted SOI pMOSFET due to Direct-Tunneling Current in the Partial n plus Poly Gate ESSDERC 2008: PROCEEDINGS OF THE 38TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, 2008, : 59 - +
- [38] Oxide modification near gate edges due to plasma etching of poly-Si gate in submicron MOSFET 1996 1ST INTERNATIONAL SYMPOSIUM ON PLASMA PROCESS-INDUCED DAMAGE, 1996, : 177 - 180
- [39] Dual Material Gate Engineering to Reduce DIBL in Cylindrical Gate All Around Si Nanowire MOSFET for 7-nm Gate Length Semiconductors, 2020, 54 : 1490 - 1495