Reuse of VLSI layout topology by parametric BSG

被引：0

作者：

Wu, ZL ^{[1
]}

Sakanushi, K ^{[1
]}

Kajitani, Y ^{[1
]}

机构：

[1] Tokyo Inst Technol, Dept Commun & Integrated Syst, Meguro Ku, Tokyo 152, Japan

来源：

2000 IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: ELECTRONIC COMMUNICATION SYSTEMS | 2000年

关键词：

layout; floorplan; BSG; parametric BSG; reuse;

D O I：

10.1109/APCCAS.2000.913646

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

In reuse of a layout design of VSLI, we first determine the information to abstract from a given design, and then prepare a data structure to store it. Since a further optimization is required in the new environment, the data structure is required in the new environment, the data structure must be flexible to accept a change of the data. In this paper, the floorplan of a given layout is focused. It is characterized by a topographical property, called the seg-based 4-direction. The parametric BSG (PBSG) is proposed as the data structure. An elegant procedure to map the seg-based 4-direction into PBSG of the minimum size is given. Merits of using PBSG in reuse are discussed.

引用

页码：817 / 820

页数：4

共 50 条

[21] LAYOUT AID FOR THE DESIGN OF VLSI CIRCUITS
AUERBACH, RA
LIN, BW
ELSAYED, EA
[J]. COMPUTER-AIDED DESIGN, 1981, 13 (05) : 271 - 276
[22] SYMBOLIC LAYOUT FOR BIPOLAR AND MOS VLSI
SZABO, KSB
LEASK, JM
ELMASRY, MI
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1987, 6 (02) : 202 - 210
[23] A GLOBAL FLOORPLANNING TECHNIQUE FOR VLSI LAYOUT
HERRIGEL, A
GLASER, M
FICHTNER, W
[J]. PROCEEDINGS - IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN : VLSI IN COMPUTERS & PROCESSORS, 1989, : 92 - 95
[24] AUTOMATIC LAYOUT SYSTEM FOR VLSI.
Porter, Edwin H.
[J]. 1979, : 9 - 14
[25] Rapid layout synthesis for analog VLSI
Walczowski, LT
Waller, WAJ
Nalbantis, D
Shi, K
[J]. ICECS 96 - PROCEEDINGS OF THE THIRD IEEE INTERNATIONAL CONFERENCE ON ELECTRONICS, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2, 1996, : 378 - 381
[26] MASHER - AN AUTOMATIC VLSI LAYOUT SYSTEM
PETERSON, JC
SMITH, KF
[J]. INTEGRATION-THE VLSI JOURNAL, 1986, 4 (01) : 3 - 33
[27] VLSI layout and packaging of butterfly networks
Yeh, Chi-Hsiang
Parhami, Behrooz
Varvarigos, E.A.
Lee, H.
[J]. Annual ACM Symposium on Parallel Algorithms and Architectures, 2000, : 196 - 205
[28] Performance optimization of VLSI interconnect layout
Cong, J
He, L
Koh, CK
Madden, PH
[J]. INTEGRATION-THE VLSI JOURNAL, 1996, 21 (1-2) : 1 - 94
[29] DISTRIBUTED SYSTEM FOR VLSI LAYOUT COMPACTION
BYRNE, R
SHOJA, GC
[J]. IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1994, 141 (01): : 49 - 56
[30] Parallel algorithms for VLSI layout verification
MacPherson, K
Banerjee, P
[J]. JOURNAL OF PARALLEL AND DISTRIBUTED COMPUTING, 1996, 36 (02) : 156 - 172

← 1 2 3 4 5 →