Implementation and Evaluation of a Congestion Aware Routing Algorithm for Networks-on-Chip

被引:0
|
作者
Tedesco, Leonel [1 ]
Rosa, Thiago [1 ]
Clermidy, Fabien
Calazans, Ney [1 ]
Moraes, Fernando [1 ]
机构
[1] Pontificia Univ Catolica Rio Grande do Sul, FACIN, Porto Alegre, RS, Brazil
关键词
Networks on Chip; Traffic Monitoring; Dynamic Routing; Quality of Service;
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The major part of the state of art routing proposals have a limited view of the NoC congestion, since each router takes decisions based on few neighbors' status. Such local decision may lead packets to other congested regions, therefore being inefficient. The goal of this work is to propose and evaluate an adaptive source routing algorithm, where the path between source and target PEs may be modified due to congestion events. The proposed method requires QoS session establishment and traffic monitoring. A QoS session establishes a connection between two IPs, applying application constraints. Traffic monitoring carries congestion information to the target, leading to a global view of the routing path. Evaluated performance figures include latency, traffic distribution and the delay to switch to a new path. For hot-spot traffic scenarios, the average latency is reduced by 10%. The proposed routing method also achieved a better network occupation.
引用
收藏
页码:91 / 96
页数:6
相关论文
共 50 条
  • [31] Implementation and analysis of a new selection strategy for adaptive routing in networks-on-chip
    Ascia, Giuseppe
    Catania, Vincenzo
    Palesi, Maurizio
    Patti, Davide
    IEEE TRANSACTIONS ON COMPUTERS, 2008, 57 (06) : 809 - 820
  • [32] Contention-Aware Routing for Thermal-Reliable Optical Networks-on-Chip
    Li, Mengquan
    Liu, Weichen
    Duong, Luan H. K.
    Chen, Peng
    Yang, Lei
    Xiao, Chunhua
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2021, 40 (02) : 260 - 273
  • [33] A fuzzy integrated congestion-aware routing algorithm for network on chip
    Yasrebi, Shahrouz
    Reza, Akram
    Nikravan, Mohammad
    Vazifedan, Seena
    FRONTIERS OF INFORMATION TECHNOLOGY & ELECTRONIC ENGINEERING, 2021, 22 (05) : 741 - 755
  • [34] DyAD - Smart routing for networks-on-chip
    Hu, JC
    Marculescu, R
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 260 - 263
  • [35] Improved adaptive routing for networks-on-chip
    Kumar, M.
    Gaur, M. S.
    Laxmi, V.
    Daneshtalab, M.
    Zwolinski, M.
    Ko, S.
    ELECTRONICS LETTERS, 2015, 51 (25) : 2093 - 2094
  • [36] Enhanced Long Edge First Routing Algorithm and Evaluation in Large-Scale Networks-on-Chip
    Van Chu, Thiem
    Kang, Myeonggu
    Fa, Shi
    Kise, Kenji
    2017 IEEE 11TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANY-CORE SYSTEMS-ON-CHIP (MCSOC 2017), 2017, : 83 - 90
  • [37] Evaluation of energy and buffer aware application mapping for networks-on-chip
    Celik, Cokun
    Bazlamacci, Cuneyt F.
    MICROPROCESSORS AND MICROSYSTEMS, 2014, 38 (04) : 325 - 336
  • [38] A Bandwidth-Optimized Routing Algorithm for Hybrid FPGA Networks-on-Chip
    Pati, Shivukumar B.
    Liu, Tianqi
    Tessier, Russell
    PROCEEDINGS 26TH IEEE ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM 2018), 2018, : 25 - 28
  • [39] An Approach for Multicast Routing in Networks-on-Chip
    Prasad, M. Lakshmi
    Das, Shirshendu
    Kapoor, Hemangee K.
    2014 INTERNATIONAL CONFERENCE ON INFORMATION TECHNOLOGY (ICIT), 2014, : 299 - 304
  • [40] Double Stairs: A Fault-Tolerant Routing Algorithm for Networks-on-Chip
    Fakhrali, Saleh
    Zarandi, Hamid R.
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2016, 25 (06)