A self-checking cell logic block for fault tolerant FPGAs

被引：0

作者：

Pontarelli, S ^{[1
]}

Cardarilli, GC ^{[1
]}

Leandri, A ^{[1
]}

Ottavi, M ^{[1
]}

Re, M ^{[1
]}

Salsano, A ^{[1
]}

机构：

[1] Univ Roma Tor Vergata, Dept Elect Engn, I-00133 Rome, Italy

来源：

2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS | 2002年

关键词：

D O I：

暂无

中图分类号：

TP3 [计算技术、计算机技术];

学科分类号：

0812 ;

摘要：

This paper proposes a self-checking Cell Logic Block (CLB) that can be used as building block for on-line testable FPGAs. The proposed cell consists, basically, of a 4 input Look-Up-Table (LUT) and a D Flip-Flop. The CLB is designed using pass-transistor-based multiplexers, either to select the output of the 4-input LUT or to select signals from other CLBs. The proposed CLB architecture is characterized by a simple circuit to detect incorrect logic voltage levels due to stuck-close and stuck-open faults and by a sensor to test anomalous dissipated currents. In this way, the proposed CLB allows on-line detection of any single transistor fault.

引用

页码：477 / 480

页数：4

共 50 条

[21] Self-checking fault detection using discrepancy mirrors
DeMara, RF
Sharma, CA
[J]. PDPTA '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED PROCESSING TECHNIQUES AND APPLICATIONS, VOLS 1-3, 2005, : 311 - 317
[22] Self-Checking Carry Select Adder with Fault Localization
Akbar, Muhammad Ali
Lee, Jeong-A
[J]. 16TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD 2013), 2013, : 863 - 869
[23] A novel structure of multioutput hybrid logic networks based on self-checking logic and fail-safe logic for fault diagnosis
Jiang, JH
Hu, M
Shi, HB
[J]. FIFTH INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN & COMPUTER GRAPHICS, VOLS 1 AND 2, 1997, : 471 - 476
[24] STRONGLY FAULT-SECURE AND STRONGLY SELF-CHECKING DOMINO-CMOS IMPLEMENTATIONS OF TOTALLY SELF-CHECKING CIRCUITS
JHA, NK
[J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1990, 9 (03) : 332 - 336
[25] Self-checking and fault tolerance quality assessment using Fault Sampling
Gonçalves, FM
Santos, MB
Teixeira, IC
Teixeira, JP
[J]. 17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, : 216 - 224
[26] A technique for designing totally self-checking domino logic circuits
Tang, CK
Lala, PK
Parkerson, JP
[J]. 6TH INTERNATIONAL SYMPOSIUM ON QUALITY ELECTRONIC DESIGN, PROCEEDINGS, 2005, : 128 - 132
[27] Balanced self-checking asynchronous logic for smart card applications
Moore, S
Anderson, R
Mullins, R
Taylor, G
Fournier, JJA
[J]. MICROPROCESSORS AND MICROSYSTEMS, 2003, 27 (09) : 421 - 430
[28] STRONGLY FAULT SECURE PLAS AND TOTALLY SELF-CHECKING CHECKERS
MIN, YH
LI, JT
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (07) : 863 - 867
[29] TOTALLY SELF-CHECKING CHECKERS WITH SEPARATE INTERNAL FAULT INDICATION
GAITANIS, N
[J]. IEEE TRANSACTIONS ON COMPUTERS, 1988, 37 (10) : 1206 - 1213
[30] SYNTHESIS OF SELF-CHECKING TESTERS IN AUTOMATA WITH FAULT-DETECTION
DUNDUA, AA
SAPOZHNIKOV, VV
SAPOZHNIKOV, VV
TROKHOV, VG
[J]. AUTOMATION AND REMOTE CONTROL, 1980, 41 (07) : 1008 - 1016

← 1 2 3 4 5 →