Fill reduction techniques for circuit simulation

被引：3
|
作者：
Reissig, Gunther [1 ]
机构：
[1] Tech Univ Berlin, Fakultat IV Fachgebiet Regelungssysteme, D-10587 Berlin, Germany
来源：
ELECTRICAL ENGINEERING | 2007年 / 90卷 / 02期
关键词：
sparse linear systems; fill reduction; pivot ordering;
D O I：
10.1007/s00202-007-0061-7
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
We investigate the performance of a combination of sophisticated local symmetric ordering methods with a simple symmetrization step on a test set of Jacobians obtained from modified nodal equations. It is demonstrated that using such ordering heuristics as a replacement for Markowitz' algorithm may accelerate circuit simulation significantly.
引用
收藏
页码：143 / 146
页数：4
相关论文
共 50 条
  • [21] Nonmonotone norm-reduction method for circuit simulation
    Honkala, M
    ELECTRONICS LETTERS, 2002, 38 (22) : 1316 - 1317
  • [22] ANALYZING ALGORITHMS BY SIMULATION - VARIANCE REDUCTION TECHNIQUES AND SIMULATION SPEEDUPS
    MCGEOCH, C
    COMPUTING SURVEYS, 1992, 24 (02) : 195 - 212
  • [23] AN APPLICATION OF VARIANCE REDUCTION TECHNIQUES IN FREEWAY SIMULATION
    RATHI, AK
    NEMETH, ZA
    TRANSPORTATION RESEARCH PART B-METHODOLOGICAL, 1985, 19 (03) : 209 - 216
  • [24] VARIANCE REDUCTION TECHNIQUES FOR DIGITAL SIMULATION.
    Wilson, James R.
    American Journal of Mathematical and Management Sciences, 1984, 4 (3-4) : 277 - 312
  • [25] A clamping circuit architecture implementing charges injection reduction techniques
    Laquerre, Pierre
    Bernal, Olivier
    Lescure, Marc
    2006 IEEE INSTRUMENTATION AND MEASUREMENT TECHNOLOGY CONFERENCE PROCEEDINGS, VOLS 1-5, 2006, : 1473 - +
  • [26] Post-Synthesis Circuit Techniques for Runtime Leakage Reduction
    Potluri, Seetal
    Chandrachoodan, Nitin
    Kamakoti, V.
    2011 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2011, : 319 - +
  • [27] Circuit techniques for the reduction of the number of connections to an a-Si AMLCD
    Deane, S. C.
    Cassidy, M.
    Collins, P.
    Yamashita, K.
    Inada, T.
    Kawata, S.
    Yoshiga, M.
    Onda, Y.
    Hector, J. R.
    Inoue, M.
    IDW/AD '05: PROCEEDINGS OF THE 12TH INTERNATIONAL DISPLAY WORKSHOPS IN CONJUNCTION WITH ASIA DISPLAY 2005, VOLS 1 AND 2, 2005, : 271 - 274
  • [28] Comparison of Circuit Reduction Techniques for Power Network Noise Analysis
    Kim, Jinwook
    Kim, Young Hwan
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (04) : 216 - 224
  • [29] Numerical techniques for different time scales in electric circuit simulation
    Bartel, A
    Günther, M
    Pulch, R
    Rentrop, P
    HIGH PERFORMANCE SCIENTIFIC AND ENGINEERING COMPUTING, 2002, 21 : 343 - 360
  • [30] The Electrical Model of Multicellular Systems Based on Circuit Simulation Techniques
    Aliev, R. R.
    Gourary, M. M.
    Rusakov, S. G.
    ADVANCES IN ARTIFICIAL SYSTEMS FOR MEDICINE AND EDUCATION III, 2020, 1126 : 253 - 262
12345