A temporal logic of robustness

被引:0
|
作者
French, Tim [1 ]
McCabe-Dansted, John C. [1 ]
Reynolds, Mark [1 ]
机构
[1] Univ Western Australia, Dept Comp Sci & Software Engn, Nedlands, WA 6009, Australia
关键词
RoCTL*; decidability; modal logic; robustness; branching time logic; QCTL*;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
It can be desirable to specify polices that require a system to achieve some outcome even if a certain number of failures occur. This paper proposes a logic, RoCTL*, which extends CTL* with operators from Deontic logic, and a novel operator referred to as "Robustly". This novel operator acts as variety of path quantifier allowing us to consider paths which deviate from the desired behaviour of the system. Unlike most path quantifiers, the Robustly operator must be evaluated over a path rather than just a state; the Robustly operator quantifies over paths produced from the current path by altering a single step. The Robustly operator roughly represents the phrase "even if an additional failure occurs now or in the future". This paper examines the expressivity of this new logic, motivates its use and shows that it is decidable.
引用
收藏
页码:193 / +
页数:3
相关论文
共 50 条
  • [21] Optimality and Robustness in Multi-Robot Path Planning with Temporal Logic Constraints
    Ulusoy, Alphan
    Smith, Stephen L.
    Ding, Xu Chu
    Belta, Calin
    Rus, Daniela
    INTERNATIONAL JOURNAL OF ROBOTICS RESEARCH, 2013, 32 (08): : 889 - 911
  • [22] Continuous valuations of temporal logic specifications with applications to parameter optimization and robustness measures
    Rizk, Aurelien
    Batt, Gregory
    Fages, Francois
    Soliman, Sylvain
    THEORETICAL COMPUTER SCIENCE, 2011, 412 (26) : 2827 - 2839
  • [23] Robust control for signal temporal logic specifications using discrete average space robustness
    Lindemann, Lars
    Dimarogonas, Dimos V.
    AUTOMATICA, 2019, 101 : 377 - 387
  • [24] Arithmetic-Geometric Mean Robustness for Control from Signal Temporal Logic Specifications
    Mehdipour, Noushin
    Vasile, Cristian-Ioan
    Belta, Calin
    2019 AMERICAN CONTROL CONFERENCE (ACC), 2019, : 1690 - 1695
  • [25] Robustness-based Synthesis for Stochastic Systems under Signal Temporal Logic Tasks
    Scher, Guy
    Sadraddini, Sadra
    Kress-Gazit, Hadas
    2022 IEEE/RSJ INTERNATIONAL CONFERENCE ON INTELLIGENT ROBOTS AND SYSTEMS (IROS), 2022, : 1269 - 1275
  • [26] Robustness-Guided Temporal Logic Testing and Verification for Stochastic Cyber-Physical Systems
    Abbas, Houssam
    Hoxha, Bardh
    Fainekos, Georgios
    Ueda, Koichi
    2014 IEEE 4TH ANNUAL INTERNATIONAL CONFERENCE ON CYBER TECHNOLOGY IN AUTOMATION, CONTROL, AND INTELLIGENT SYSTEMS (CYBER), 2014, : 1 - 6
  • [27] Sublogics of a branching time logic of robustness
    Cabe-Dansted, John Mc
    Dixon, Clare
    French, Tim
    Reynolds, Mark
    INFORMATION AND COMPUTATION, 2019, 266 : 126 - 160
  • [28] On the Robustness of Memristor Based Logic Gates
    Xie, Lei
    Hoang Anh Du Nguyen
    Yu, Jintao
    Taouil, Mottaqiallah
    Hamdioui, Said
    2017 20TH IEEE INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUIT & SYSTEMS (DDECS), 2017, : 158 - 163
  • [29] Robustness, Evolvability, and the Logic of Genetic Regulation
    Payne, Joshua L.
    Moore, Jason H.
    Wagner, Andreas
    ARTIFICIAL LIFE, 2014, 20 (01) : 111 - 126
  • [30] Robustness in Probabilistic Temporal Planning
    Brooks, Jeb
    Reed, Emilia
    Gruver, Alexander
    Boerkoel, James C., Jr.
    PROCEEDINGS OF THE TWENTY-NINTH AAAI CONFERENCE ON ARTIFICIAL INTELLIGENCE, 2015, : 3239 - 3246