A Modular Approach to Arithmetic and Logic Unit Design on a Reconfigurable Hardware Platform for Educational Purpose

被引:0
|
作者
Oztekin, Halit [1 ,2 ]
Temurtas, Feyzullab [1 ]
Gulbag, Ali [2 ]
机构
[1] Bozok Univ, Dept Elect & Elect Engn, Yozgat, Turkey
[2] Sakarya Univ, Inst Sci Technol, Dept Comp Engn, Sakarya, Turkey
关键词
Arithmetic and Logic Unit design; Educational tool; FPGA; Computer Architecture and Organization; Teaching method; Modular Approach;
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
The Arithmetic and Logic Unit (ALU) design is one of the important topics in Computer Architecture and Organization course in Computer and Electrical Engineering departments. There are ALU designs that have non-modular nature to be used as an educational tool. As the programmable logic technology has developed rapidly, it is feasible that ALU design based on Field Programmable Gate Array (FPGA) is implemented in this course. In this paper, we have adopted the modular approach to ALU design based on FPGA. All the modules in the ALU design are realized using schematic structure on Altera's Cyclone II Development board. Under this model, the ALU content is divided into four distinct modules. These are arithmetic unit except for multiplication and division operations, logic unit, multiplication unit and division unit. User can easily design any size of ALU unit since this approach has the modular nature. Then, this approach was applied to microcomputer architecture design named BZK.SAU.FPGA10.0 instead of the current ALU unit.
引用
收藏
页码:338 / +
页数:2
相关论文
共 50 条
  • [1] Design and implementation of a high-speed reconfigurable modular arithmetic unit
    Li, Wei
    Dai, Zibin
    Chen, Tao
    Meng, Tao
    Yang, Xuan
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2007, 4847 : 50 - 59
  • [2] Fast dual-field modular arithmetic logic unit and its hardware implementation
    Sakiyama, Kazuo
    Preneel, Bart
    Verbauwhede, Ingrid
    2006 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, PROCEEDINGS, 2006, : 787 - +
  • [3] GENERAL PURPOSE ARITHMETIC LOGIC UNIT.
    Cesaroni, F.
    Di Marco, S.
    Gennari, E.
    Gentile, S.
    Nuclear instruments and methods in physics research, 1987, A260 (2-3): : 425 - 429
  • [4] Reconfigurable arithmetic logic unit designed with threshold logic gates
    Medina-Santiago, A.
    Alfredo Reyes-Barranca, Mario
    Algredo-Badillo, Ignacio
    Martinez Cruz, Alfonso
    Ramirez Gutierrez, Kelsey Alejandra
    Eleazar Cortes-Barron, Adrian
    IET CIRCUITS DEVICES & SYSTEMS, 2019, 13 (01) : 21 - 30
  • [5] Reconfigurable modular arithmetic logic unit for high-performance Public-Key cryptosystems
    Sakiyama, K.
    Mentens, N.
    Batina, L.
    Preneel, B.
    Verbauwhede, I.
    RECONFIGURABLE COMPUTING: ARCHITECTURES AND APPLICATIONS, 2006, 3985 : 347 - 357
  • [6] Design of Logically Obfuscated Memory and Arithmetic Logic Unit for Improved Hardware Security
    Usharani, M.
    Sakthivel, B.
    Jayaram, K.
    Renugadevi, R.
    INTELLIGENT AUTOMATION AND SOFT COMPUTING, 2022, 33 (03): : 1665 - 1675
  • [7] A GENERAL-PURPOSE ARITHMETIC-LOGIC UNIT
    CESARONI, F
    DIMARCO, S
    GENNARI, E
    GENTILE, S
    NUCLEAR INSTRUMENTS & METHODS IN PHYSICS RESEARCH SECTION A-ACCELERATORS SPECTROMETERS DETECTORS AND ASSOCIATED EQUIPMENT, 1987, 260 (2-3): : 425 - 429
  • [8] Design of optical reconfigurable balanced ternary arithmetic logic unit using MEMS based design
    Chattopadhyay, Tanay
    OPTICS COMMUNICATIONS, 2015, 356 : 123 - 135
  • [9] A reconfigurable modular arithmetic unit for public-key cryptography
    Chen, Tao
    Yu, Bin
    Su, Jin-Hai
    Dai, Zi-bin
    Liu, Jian-Guo
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 850 - 853
  • [10] Open Hardware Modular Educational Robotic Platform - Yrobot
    Kochlan, Michal
    Hodon, Michal
    2014 23RD INTERNATIONAL CONFERENCE ON ROBOTICS IN ALPE-ADRIA-DANUBE REGION (RAAD), 2014,