Simulation of fast room-temperature bonding by mechanical interlock structure applied for 3D integration

被引：0
|
作者：
Liu, Ziyu [1 ]
Gong, Yaomin [1 ]
Chen, Lin [1 ]
Sun, Qingqing [1 ]
Zhang, Wei [1 ]
机构：
[1] Fudan Univ, Sch Microelect, Shanghai 200433, Peoples R China
来源：
2021 5TH IEEE ELECTRON DEVICES TECHNOLOGY & MANUFACTURING CONFERENCE (EDTM) | 2021年
基金：
中国国家自然科学基金;
关键词：
D O I：
10.1109/EDTM50988.2021.9420862
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A mechanical interlock Cu-Sn bonding for multi-chip 3D integration is proposed to save total bonding time and lower bonding temperature. Protrusion Cu width, recess width were optimized based on strain and stress simulation. Bonding pressure, annealing temperature, and shear stress after mechanical interconnection were studied for the process condition. Then optimal design was proposed finally.
引用
收藏
页数：3
相关论文
共 50 条
  • [21] Low Temperature (<180 °C) Bonding for 3D Integration
    Huang, Yan-Pin
    Tzeng, Ruoh-Ning
    Chien, Yu-San
    Shy, Ming-Shaw
    Lin, Teu-Hua
    Chen, Kou-Hua
    Chuang, Ching-Te
    Hwang, Wei
    Chiu, Chi-Tsung
    Tong, Ho-Ming
    Chen, Kuan-Neng
    [J]. 2013 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2013,
  • [22] Low Temperature Bonding Technology Development for 3D and Heterogeneous Integration
    Chen, Kuan-Neng
    [J]. 2018 14TH IEEE INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUIT TECHNOLOGY (ICSICT), 2018, : 79 - 79
  • [23] Advances in Low-Temperature Bonding Technologies for 3D Integration
    Suga, Tadatomo
    Shigekawa, Naoteru
    Higurashi, Eiji
    Takagi, Hideki
    Shimomura, Kazuhiko
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS, 2015, 54 (03)
  • [24] STRUCTURE OF NAMNF3 AT ROOM-TEMPERATURE
    RATUSZNA, A
    MAJEWSKA, K
    LIS, T
    [J]. ACTA CRYSTALLOGRAPHICA SECTION C-CRYSTAL STRUCTURE COMMUNICATIONS, 1989, 45 : 548 - 551
  • [25] Room temperature debonding - an enabling technology for TSV and 3D integration
    Matthias, Thorsten
    Huysmans, Fran
    Burggraf, Juergen
    Burgstaller, Daniel
    Lindner, Paul
    [J]. PROCEEDINGS OF THE 2012 IEEE 14TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2012, : 236 - 239
  • [26] Room temperature debonding - An enabling technology for TSV and 3D integration
    Matthias, Thorsten
    Pauzenberger, Guenter
    Burggraf, Juergen
    Burgstaller, Daniel
    Lindner, Paul
    [J]. 2012 7TH INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE (IMPACT), 2012,
  • [27] STRUCTURE OF KNICL3 AT ROOM-TEMPERATURE
    VISSER, D
    VERSCHOOR, GC
    IJDO, DJW
    [J]. ACTA CRYSTALLOGRAPHICA SECTION B-STRUCTURAL SCIENCE, 1980, 36 (JAN): : 28 - 34
  • [28] Bonding in 3D Structure
    Kosina, Petr
    Hejatkova, Edita
    Sandera, Josef
    [J]. 2008 31ST INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY: RELIABILITY AND LIFE-TIME PREDICTION, 2008, : 511 - 513
  • [29] Low-temperature Al-Ge bonding for 3D integration
    Crnogorac, Filip
    Pease, Fabian R. W.
    Birringer, Ryan P.
    Dauskardt, Reinhold H.
    [J]. JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2012, 30 (06):
  • [30] Low Temperature Wafer Bonding for Wafer-Level 3D Integration
    Dragoi, V.
    Rebhan, B.
    Burggraf, J.
    Razek, N.
    [J]. 2014 4TH IEEE INTERNATIONAL WORKSHOP ON LOW TEMPERATURE BONDING FOR 3D INTEGRATION (LTB-3D), 2014, : 9 - 9
12345