Verifying very large industrial circuits using 100 processes and beyond

被引:0
|
作者
Fix, L [1 ]
Grumberg, O
Heyman, A
Heyman, T
Schuster, A
机构
[1] Technion, Comp Sci Dept, Haifa, Israel
[2] Intel Corp, Logic & Validat Technol, Haifa, Israel
[3] Phonedo, Herzliyya, Israel
关键词
D O I
暂无
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
Recent advances in scheduling and networking have cleared the way for efficient exploitation of large-scale distributed computing platforms, such as computational grids and huge clusters. Such infrastructures hold great promise for the highly resource-demanding task of verifying and checking large models, given that model checkers would be designed with a high degree of scalability and flexibility in mind. In this paper we focus on the mechanisms required to execute a high-performance, distributed, symbolic model checker on top of a large-scale distributed environment. We develop a hybrid algorithm for slicing the state space and dynamically distribute the work among the worker processes. We show that the new approach is faster, more effective, and thus much more scalable than previous slicing algorithms. We then present a checkpoint-restart module that has very low overhead. This module can be used to combat failures which become probable with the size of the computing platform. However, checkpoint-restart is even more handy for the scheduling system: it can be used to avoid reserving large numbers of workers, thus making the distributed computation work-efficient. Finally, we discuss for the first time the effect of reorder on the distributed model checker and show how the distributed system performs more efficient reordering than the sequential one. We implemented our contributions on a network of 200 processors, using a distributed scalable scheme that employs a high-performance industrial model checker from Intel. Our results show that the system was able to verify real-life models much larger than was previously possible.
引用
收藏
页码:11 / 25
页数:15
相关论文
共 50 条
  • [1] Verifying very large industrial circuits using 100 processes and beyond
    Fix, Limor
    Grumberg, Orna
    Heyman, Amnon
    Heyman, Tamir
    Schuster, Assaf
    INTERNATIONAL JOURNAL OF FOUNDATIONS OF COMPUTER SCIENCE, 2007, 18 (01) : 45 - 61
  • [2] Logic verification of very large circuits using shark
    Casas, J
    Yang, H
    Khaira, M
    Joshi, M
    Tetzlaff, T
    Otto, S
    Seligman, E
    TWELFTH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS, 1999, : 310 - 317
  • [3] Advanced Fabrication Processes for Superconducting Very Large-Scale Integrated Circuits
    Tolpygo, Sergey K.
    Bolkhovsky, Vladimir
    Weir, T. J.
    Wynn, Alex
    Oates, D. E.
    Johnson, L. M.
    Gouker, M. A.
    IEEE TRANSACTIONS ON APPLIED SUPERCONDUCTIVITY, 2016, 26 (03)
  • [4] Using an induction prover for verifying arithmetic circuits
    Kapur D.
    Subramaniam M.
    International Journal on Software Tools for Technology Transfer, 2000, 3 (1) : 32 - 65
  • [5] VERIFYING PROPERTIES OF LARGE SETS OF PROCESSES WITH NETWORK INVARIANTS
    WOLPER, P
    LOVINFOSSE, V
    LECTURE NOTES IN COMPUTER SCIENCE, 1990, 407 : 68 - 80
  • [6] Modeling and verifying circuits using generalized relative timing
    Seshia, SA
    Bryant, RE
    Stevens, KS
    11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 98 - 108
  • [7] Challenges in Verifying Arithmetic Circuits Using Computer Algebra
    Biere, Armin
    Kauers, Manuel
    Ritirc, Daniela
    2017 19TH INTERNATIONAL SYMPOSIUM ON SYMBOLIC AND NUMERIC ALGORITHMS FOR SCIENTIFIC COMPUTING (SYNASC 2017), 2017, : 9 - 15
  • [8] VERISEC: VERIfying Equivalence of SEquential Circuits using SAT
    Syal, M
    Hsiao, MS
    HLDVT'05: TENTH ANNUAL IEEE INTERNATIONAL HIGH-LEVEL DESIGN VALIDATION AND TEST WORKSHOP, PROCEEDINGS, 2005, : 52 - 59
  • [9] EFFICIENT AND EFFECTIVE PLACEMENT FOR VERY LARGE CIRCUITS
    SUN, WJ
    SECHEN, C
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1995, 14 (03) : 349 - 359
  • [10] Metallography of very large scale integrated circuits
    Metallographie an hochintegrierten Schaltkreisen
    Burger, K., 1990, (27):