Implementation of QRD-RLS algorithm on FPGA. Application to Noise Canceller System

被引：0
|
作者：
Martinez, M. E. I. [1 ]
机构：
[1] CDEA, Pinar Del Rio, Cuba
来源：
IEEE LATIN AMERICA TRANSACTIONS | 2011年 / 9卷 / 04期
关键词：
FPGA; QRD-RLS; algorithm;
D O I：
暂无
中图分类号：
TP [自动化技术、计算机技术];
学科分类号：
0812 ;
摘要：
This article describes one of the many applications of adaptive filtering algorithms, in this case the noise reduction or cancellation in particular using the QRD-RLS algorithm, conducting its implementation on FPGA and taking as the cornerstone of the work, the flexibility of these devices and the advantages of hardware acceleration algorithms in certain applications.
引用
收藏
页码：458 / 462
页数：5
相关论文
共 50 条
  • [1] FPGA implementation of matrix inversion using QRD-RLS algorithm
    Karkooti, Marjan
    Cavallaro, Joseph R.
    Dick, Chris
    [J]. 2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1625 - 1629
  • [2] FPGA based embedded processing architecture for the QRD-RLS algorithm
    Boppana, D
    Dhanoa, K
    Kempa, J
    [J]. 12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 330 - 331
  • [3] FPGA Implementation of QRD-RLS Algorithm Based on Adaptive Linear Neuron for MIMO Receiver
    Priyadharshini, V. Palika
    Sandanalakshmi, R.
    [J]. 2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 2579 - 2583
  • [4] A fast sliding window QRD-RLS algorithm
    Sakai, H
    Nakaoka, H
    [J]. SIGNAL PROCESSING, 1999, 78 (03) : 309 - 319
  • [5] FPGA Implementation and Resource Utilization for QRD-RLS Systolic Array for Signal Processing Applications
    Santha, K. R.
    Chava, Bharani Chakravarthy
    Bragadishwaran, K.
    Chandru, K.
    [J]. TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1222 - +
  • [6] Resource and performance evaluations of fixed point QRD-RLS systolic array through FPGA implementation
    Yokoyama, Yoshiaki
    Kim, Minseok
    Arai, Hiroyuki
    [J]. IEICE TRANSACTIONS ON COMMUNICATIONS, 2008, E91B (04) : 1068 - 1075
  • [7] Efficient Filter Implementation Using QRD-RLS Algorithm for Phased Array Radar Applications
    Deshpande, Aalhad P.
    Rao, D. Govind
    Murthy, N. S.
    Vengadarajan, A.
    [J]. 2013 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE), 2013, : 224 - 229
  • [8] Efficient Implementation of QRD-RLS Algorithm using Hardware-Software Co-design
    Lodha, Nupur
    Rai, Nivesh
    Krishnamurthy, Aarthy
    Venkataraman, Hrishikesh
    [J]. 2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2973 - +
  • [9] Efficient implementation of rotation operations for high performance QRD-RLS filtering
    Haller, B
    Gotze, J
    Cavallaro, JR
    [J]. IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 162 - 174
  • [10] A QRD-RLS BASED FREQUENCY DOMAIN MULTICHANNEL WIENER FILTER ALGORITHM FOR NOISE REDUCTION IN HEARING AIDS
    Cornelis, Bram
    Moonen, Marc
    Wouters, Jan
    [J]. 18TH EUROPEAN SIGNAL PROCESSING CONFERENCE (EUSIPCO-2010), 2010, : 1953 - 1957
12345