Efficient Filter Implementation Using QRD-RLS Algorithm for Phased Array Radar Applications

被引：0

作者：

Deshpande, Aalhad P. ^{[1
]}

Rao, D. Govind ^{[2
]}

Murthy, N. S. ^{[1
]}

Vengadarajan, A. ^{[2
]}

机构：

[1] Natl Inst Technol, Warangal, Andhra Pradesh, India

[2] Min Def, DRDO, LRDE, Bangalore, Karnataka, India

来源：

2013 INTERNATIONAL CONFERENCE ON TECHNOLOGICAL ADVANCES IN ELECTRICAL, ELECTRONICS AND COMPUTER ENGINEERING (TAEECE) | 2013年

关键词：

QRD-RLS; Inverse QRD-RLS; Back Substituion; Givens Rotation; Systoilc Array; FPGA; SYSTOLIC ARRAYS;

D O I：

暂无

中图分类号：

TP301 [理论、方法];

学科分类号：

081202 ;

摘要：

This paper illustrates the two different approaches for implementation of an adaptive filter using QRD-RLS (Q R decomposition based Recursive Least Squares) algorithm for Phased Array Radar application. One approach involves back substitution procedure whereas another involves updating of inverse data matrix. The former approach is called as Conventional QRD-RLS and the later is called as Inverse QRD-RLS. QRD-RLS algorithm is numerically more stable when compared to traditional algorithms such as LMS and conventional RLS. Also QRD-RLS algorithm is suitable for parallel and pipelined implementation thus making it very useful in the applications where speed, accuracy and numerical stability are of utmost importance; such as Phased Array Radar receiver. A high performance FPGA Virtex 6vlx240t is employed to implement the above mentioned algorithms.

引用

页码：224 / 229

页数：6

共 50 条

[1] FPGA implementation of matrix inversion using QRD-RLS algorithm
Karkooti, Marjan
Cavallaro, Joseph R.
Dick, Chris
2005 39TH ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS AND COMPUTERS, VOLS 1 AND 2, 2005, : 1625 - 1629
[2] Efficient Implementation of QRD-RLS Algorithm using Hardware-Software Co-design
Lodha, Nupur
Rai, Nivesh
Krishnamurthy, Aarthy
Venkataraman, Hrishikesh
2009 IEEE INTERNATIONAL SYMPOSIUM ON PARALLEL & DISTRIBUTED PROCESSING, VOLS 1-5, 2009, : 2973 - +
[3] FPGA Implementation and Resource Utilization for QRD-RLS Systolic Array for Signal Processing Applications
Santha, K. R.
Chava, Bharani Chakravarthy
Bragadishwaran, K.
Chandru, K.
TENCON 2009 - 2009 IEEE REGION 10 CONFERENCE, VOLS 1-4, 2009, : 1222 - +
[4] Efficient implementation of rotation operations for high performance QRD-RLS filtering
Haller, B
Gotze, J
Cavallaro, JR
IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, PROCEEDINGS, 1997, : 162 - 174
[5] A fast sliding window QRD-RLS algorithm
Sakai, H
Nakaoka, H
SIGNAL PROCESSING, 1999, 78 (03) : 309 - 319
[6] Implementation of QRD-RLS algorithm on FPGA. Application to Noise Canceller System
Martinez, M. E. I.
IEEE LATIN AMERICA TRANSACTIONS, 2011, 9 (04) : 458 - 462
[7] FPGA Implementation of QRD-RLS Algorithm Based on Adaptive Linear Neuron for MIMO Receiver
Priyadharshini, V. Palika
Sandanalakshmi, R.
2017 2ND IEEE INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, SIGNAL PROCESSING AND NETWORKING (WISPNET), 2017, : 2579 - 2583
[8] Numerical properties of the linearly constrained QRD-RLS adaptive filter
Huo, J
Leung, YH
PROCEEDINGS OF THE 1998 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING, VOLS 1-6, 1998, : 1685 - 1688
[9] Resource and performance evaluations of fixed point QRD-RLS systolic array through FPGA implementation
Yokoyama, Yoshiaki
Kim, Minseok
Arai, Hiroyuki
IEICE TRANSACTIONS ON COMMUNICATIONS, 2008, E91B (04) : 1068 - 1075
[10] FPGA based embedded processing architecture for the QRD-RLS algorithm
Boppana, D
Dhanoa, K
Kempa, J
12TH ANNUAL IEEE SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES, PROCEEDINGS, 2004, : 330 - 331

← 1 2 3 4 5 →