Polymorphic gates in design and test of digital circuits

被引:0
|
作者
Sekanina, Lukas [1 ]
Starecek, Lukas [1 ]
Kotasek, Zdenek [1 ]
Gajda, Zbysek [1 ]
机构
[1] Brno Univ Technol, Fac Informat Technol, Brno 61266, Czech Republic
关键词
polymorphic circuit; evolutionary design; test vector generation;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Polymorphic gates are unconventional logic components which can switch their logic functions according to changing environment. The first pan of this study presents an evolutionary approach to the design of polymorphic modules which exhibit different logic functions in different environments. The most complicated circuit that we evolved contains more than 100 gates. The second part of this study shows how to reduce the number of test vectors of a digital circuit by replacing some of its gates by polymorphic gates. In the first polymorphic mode, the circuit implements the original function. When switched to the second polymorphic mode, it can be tested using fewer test vectors than in the first polymorphic mode; however, the same fault coverage is obtained. The number of test vectors was reduced on 50-91% of its original volume for six benchmark circuits. The paper also discusses various obstacles which one has to deal with during a practical utilization of polymorphic gates.
引用
收藏
页码:125 / 142
页数:18
相关论文
共 50 条
  • [31] Synthesis of Multiple Valued Logic Digital Circuits using CMOS Gates
    Sooriamala, A. P.
    Poovannan, E.
    2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND MEDIA TECHNOLOGY (ICIEEIMT), 2017, : 383 - 388
  • [32] On digital LSI circuits exploiting collision-based fusion gates
    Yamada, Kazuhito
    Asai, Tetsuya
    Hirose, Tetsuya
    Amemiya, Yoshito
    INTERNATIONAL JOURNAL OF UNCONVENTIONAL COMPUTING, 2008, 4 (01) : 45 - 59
  • [33] MOS COMPLEX GATES IN DIGITAL SYSTEMS DESIGN
    SPENCER, RF
    IEEE COMPUTER GROUP NEWS, 1969, 2 (11): : 47 - &
  • [34] Design Tool for Evolutionary Design of Digital Circuits
    Burian, Petr
    2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, : 47 - 50
  • [35] Testable Design of Reversible Circuits Using Parity Preserving Gates
    Gaur, Hari Mohan
    Singh, Ashutosh Kumar
    Ghanekar, Umesh
    IEEE DESIGN & TEST, 2018, 35 (04) : 56 - 64
  • [36] On the design of reliable Boolean circuits that contain partially unreliable gates
    Kleitman, D
    Leighton, T
    Ma, Y
    JOURNAL OF COMPUTER AND SYSTEM SCIENCES, 1997, 55 (03) : 385 - 401
  • [37] An Optimized Design of Optical Logic Gates for Photonic Integrated Circuits
    Parveen, Famitha A.
    Harini, G. N.
    Harshini, R.
    Priya, R.
    PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT-2020), 2020, : 1128 - 1133
  • [38] Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates
    G. Naveen Balaji
    S. Chenthur Pandian
    Cluster Computing, 2019, 22 : 15231 - 15244
  • [39] Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates
    Balaji, G. Naveen
    Pandian, S. Chenthur
    CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 6): : 15231 - 15244
  • [40] Resistant Gates for Polymorphic Electronics
    Tesar, Radek
    Ruzicka, Richard
    Simek, Vaclav
    UKSIM-AMSS EIGHTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2014), 2014, : 513 - 518