共 50 条
- [31] Synthesis of Multiple Valued Logic Digital Circuits using CMOS Gates 2017 INTERNATIONAL CONFERENCE ON INNOVATIONS IN ELECTRICAL, ELECTRONICS, INSTRUMENTATION AND MEDIA TECHNOLOGY (ICIEEIMT), 2017, : 383 - 388
- [34] Design Tool for Evolutionary Design of Digital Circuits 2012 INTERNATIONAL CONFERENCE ON APPLIED ELECTRONICS, 2012, : 47 - 50
- [37] An Optimized Design of Optical Logic Gates for Photonic Integrated Circuits PROCEEDINGS OF THE 5TH INTERNATIONAL CONFERENCE ON INVENTIVE COMPUTATION TECHNOLOGIES (ICICT-2020), 2020, : 1128 - 1133
- [38] Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates Cluster Computing, 2019, 22 : 15231 - 15244
- [39] Design of test pattern generator (TPG) by an optimized low power design for testability (DFT) for scan BIST circuits using transmission gates CLUSTER COMPUTING-THE JOURNAL OF NETWORKS SOFTWARE TOOLS AND APPLICATIONS, 2019, 22 (Suppl 6): : 15231 - 15244
- [40] Resistant Gates for Polymorphic Electronics UKSIM-AMSS EIGHTH EUROPEAN MODELLING SYMPOSIUM ON COMPUTER MODELLING AND SIMULATION (EMS 2014), 2014, : 513 - 518