Precise Clock Parameter Estimation and Ground Truth Capture for Clock Error Measurements using FPGAs

被引:0
|
作者
Dwivedi, Satyam [1 ]
Handel, Peter [1 ]
机构
[1] KTH Royal Inst Technol, Dept Signal Proc, Stockholm, Sweden
关键词
SYNCHRONIZATION; NETWORKS;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
In this extended abstract we discuss and propose a mechanism to estimate clock parameters between two clocks using TDC. Simultaneously, we have proposed a ground truth capture methodology for clock error measurements. In particular, we have proposed an accurate way of measuring clock phase ground truth at any instant in time using delay lines in FPGA. Accuracy of clock phase ground truth measurement can be up to 16 ps. We have estimated clock parameters from measurements and have compared it with clock ground truth obtained using suggested methods. Relative frequency errors are estimated with RMSE of 0.46 Hz and phase error is estimated with RMSE of 0.29 ns.
引用
收藏
页码:83 / 86
页数:4
相关论文
共 50 条
  • [1] Undifferenced precise satellite clock error estimation and precision analysis
    Li, Xingxing
    Xu, Yun
    Wang, Lei
    Wuhan Daxue Xuebao (Xinxi Kexue Ban)/Geomatics and Information Science of Wuhan University, 2010, 35 (06): : 661 - 664
  • [2] Precise clock error estimation of GPS satellite and analysis based on GNSS network
    Li, Haojun
    Wang, Jiexian
    Wang, Hu
    Li, Bofeng
    Wuhan Daxue Xuebao (Xinxi Kexue Ban)/Geomatics and Information Science of Wuhan University, 2010, 35 (08): : 1001 - 1003
  • [3] Joint Ranging and Clock Parameter Estimation by Wireless Round Trip Time Measurements
    Dwivedi, Satyam
    De Angelis, Alessio
    Zachariah, Dave
    Handel, Peter
    IEEE JOURNAL ON SELECTED AREAS IN COMMUNICATIONS, 2015, 33 (11) : 2379 - 2390
  • [4] Estimation Strategy and Accuracy Analysis of GNSS Real-Time Precise Satellite Clock Error
    Chen, Liang
    Geng, Changjiang
    Zhou, Quan
    Jiao, Wenhai
    CHINA SATELLITE NAVIGATION CONFERENCE (CSNC) 2015 PROCEEDINGS, VOL III, 2015, 342 : 57 - 66
  • [5] On Reduction of EME in FPGAs Using Clock Phase Shifting
    Mocha, Jan
    Kania, Dariusz
    Woznica, Tomasz
    PRZEGLAD ELEKTROTECHNICZNY, 2009, 85 (07): : 200 - 202
  • [6] Precise clock synchronization method using ISDN
    Yamashita, Takao
    Ono, Satoshi
    Systems and Computers in Japan, 1999, 30 (05): : 38 - 46
  • [7] TIME DELAY ESTIMATION IN THE PRESENCE OF CLOCK FREQUENCY ERROR
    Zhong, Sen
    Xia, Wei
    He, Zishu
    Hu, Jinfeng
    Li, Jun
    2014 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH AND SIGNAL PROCESSING (ICASSP), 2014,
  • [8] GPS satellite clock estimation using global atomic clock network
    Yao, Jian
    Yoon, Sungpil
    Stressler, Bryan
    Hilla, Steve
    Schenewerk, Mark
    GPS SOLUTIONS, 2021, 25 (03)
  • [9] GPS satellite clock estimation using global atomic clock network
    Jian Yao
    Sungpil Yoon
    Bryan Stressler
    Steve Hilla
    Mark Schenewerk
    GPS Solutions, 2021, 25
  • [10] ETS-VIII precise orbit and clock estimation experiments
    Nakamura, R.
    Inoue, T.
    Nakamura, S.
    Katagiri, S.
    Noppanakeepong, S.
    Feng, Y.
    PROCEEDINGS OF THE 23RD INTERNATIONAL TECHNICAL MEETING OF THE SATELLITE DIVISION OF THE INSTITUTE OF NAVIGATION (ION GNSS 2010), 2010, : 1572 - 1579