Limas to high-speed simulations of spiking neural networks using general-purpose computers

被引:49
|
作者
Zenke, Friedemann [1 ]
Gerstner, Wulfram
机构
[1] Ecole Polytech Fed Lausanne, Sch Life Sci, Sch Comp & Commun Sci, CH-1015 Lausanne, Switzerland
基金
欧洲研究理事会;
关键词
spiking neural networks; network simulator; synaptic plasticity; STDP; parallel computing; computational neuroscience; LARGE-SCALE MODEL; PLASTICITY; NEURONS; BRAIN;
D O I
10.3389/fninf.2014.00076
中图分类号
Q [生物科学];
学科分类号
07 ; 0710 ; 09 ;
摘要
To understand how the central nervous system performs computations using recurrent neuronal circuitry, simulations have become an indispensable tool for theoretical neuroscience. To study neuronal circuits and their ability to self-organize, increasing attention has been directed toward synaptic plasticity. In particular spike-timing-dependent plasticity (STDP) creates specific demands for simulations of spiking neural networks. On the one hand a high temporal resolution is required to capture the millisecond timescale of typical STDP windows. On the other hand network simulations have to evolve over hours up to days, to capture the timescale of long-term plasticity. To do this efficiently, fast simulation speed is the crucial ingredient rather than large neuron numbers. Using different medium-sized network models consisting of several thousands of neurons and off-the-shelf hardware, we compare the simulation speed of the simulators: Brian, NEST and Neuron as well as our own simulator Auryn. Our results show that real-time simulations of different plastic network models are possible in parallel simulations in which numerical precision is not a primary concern. Even so, the speed-up margin of parallelism is limited and boosting simulation speeds beyond one tenth of real-time is difficult. By profiling simulation code we show that the run times of typical plastic network simulations encounter a hard boundary. This limit is partly due to latencies in the inter-process communications and thus cannot be overcome by increased parallelism. Overall, these results show that to study plasticity in medium-sized spiking neural networks, adequate simulation tools are readily available which run efficiently on small clusters. However, to run simulations substantially faster than real-time, special hardware is a prerequisite.
引用
收藏
页码:1 / 15
页数:15
相关论文
共 50 条
  • [31] General purpose versus special algorithms for high-speed flows with shocks
    Sai, BVKS
    Zienkiewicz, OC
    Manzari, MT
    Lyra, PRM
    Morgan, K
    [J]. INTERNATIONAL JOURNAL FOR NUMERICAL METHODS IN FLUIDS, 1998, 27 : 57 - 80
  • [32] APPLICATIONS OF NEURAL NETWORKS IN HIGH-SPEED COMMUNICATION-NETWORKS
    PARK, YK
    LEE, GG
    [J]. IEEE COMMUNICATIONS MAGAZINE, 1995, 33 (10) : 68 - 74
  • [33] High-speed, low-power, and configurable on-chip training acceleration platform for spiking neural networks
    Liu, Yijun
    Xu, Yujie
    Ye, Wujian
    Cui, Youfeng
    Zhang, Boning
    Lin, Wenjie
    [J]. APPLIED INTELLIGENCE, 2024, 54 (20) : 9655 - 9670
  • [34] EDEN: A High-Performance, General-Purpose, NeuroML-Based Neural Simulator
    Panagiotou, Sotirios
    Sidiropoulos, Harry
    Soudris, Dimitrios
    Negrello, Mario
    Strydis, Christos
    [J]. FRONTIERS IN NEUROINFORMATICS, 2022, 16
  • [35] A low-cost and high-speed hardware implementation of spiking neural network
    Zhang, Guohe
    Li, Bing
    Wu, Jianxing
    Wang, Ran
    Lan, Yazhu
    Sun, Li
    Lei, Shaochong
    Li, Hai
    Chen, Yiran
    [J]. NEUROCOMPUTING, 2020, 382 : 106 - 115
  • [36] General-purpose one-cycle controller for switching power converters:: A high-speed current-mode CMOS VLSI implementation
    Alarcón, E
    Villar, G
    Vidal, E
    Martínez, H
    Poveda, A
    [J]. PROCEEDINGS OF THE 44TH IEEE 2001 MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1 AND 2, 2001, : 290 - 293
  • [37] NeuroFlow: A General Purpose Spiking Neural Network Simulation Platform using Customizable Processors
    Cheung, Kit
    Schultz, Simon R.
    Luk, Wayne
    [J]. FRONTIERS IN NEUROSCIENCE, 2016, 9
  • [38] A 90-nm CMOS device technology with high-speed, general-purpose, and low-leakage transistors for system on chip applications
    Wu, CC
    Leung, YK
    Chang, CS
    Tsai, MH
    Huang, HT
    Lin, DW
    Sheu, YM
    Hsieh, CH
    Liang, WJ
    Han, LK
    Chen, WM
    Chang, SZ
    Wu, SY
    Lin, SS
    Lin, HC
    Wang, CH
    Wang, PW
    Lee, TL
    Fu, CY
    Chang, CW
    Chen, SC
    Jang, SM
    Shue, SL
    Lin, HT
    See, YC
    Mii, YJ
    Diaz, CH
    Lin, BJ
    Liang, MS
    Sun, YC
    [J]. INTERNATIONAL ELECTRON DEVICES 2002 MEETING, TECHNICAL DIGEST, 2002, : 65 - 68
  • [39] Linearization for High-Speed Current-Steering DACs Using Neural Networks
    Beauchamp, Daniel
    Chugg, Keith M.
    [J]. 2021 IEEE 12TH LATIN AMERICA SYMPOSIUM ON CIRCUITS AND SYSTEM (LASCAS), 2021,
  • [40] Adaptive force control in high-speed machining by using a system of neural networks
    Zuperl, Uros
    Kiker, Edvard
    Jezernik, Karel
    [J]. 2006 IEEE INTERNATIONAL SYMPOSIUM ON INDUSTRIAL ELECTRONICS, VOLS 1-7, 2006, : 148 - +