Sensitivity Characterization of a COTS 90-nm SRAM at Ultralow Bias Voltage

被引:15
|
作者
Clemente, Juan Antonio [1 ]
Hubert, Guillaume [2 ]
Franco, Francisco J. [3 ]
Villa, Francesca [4 ]
Baylac, Maud [4 ]
Mecha, Hortensia [1 ]
Puchner, Helmut [5 ]
Velazco, Raoul [6 ]
机构
[1] Univ Complutense Madrid, Fac Informat, Comp Architecture Dept, E-28040 Madrid, Spain
[2] ONERA French Aerosp Lab, F-31055 Toulouse, France
[3] Univ Complutense Madrid, Fac Ciencias Fis, Dept Fis Aplicada 3, E-28040 Madrid, Spain
[4] Univ Grenoble Alpes, IN2P3, CNRS, Lab Phys Subat & Cosmol, F-38031 Grenoble, France
[5] Cypress Semicond Technol Res & Dev, San Jose, CA USA
[6] Univ Grenoble Alpes, Ctr Natl Rech Sci, TIMA, F-38031 Grenoble, France
关键词
Cots; low-bias voltage; neutron tests; radiation hardness; reliability; soft error; static random access memory (SRAM); SINGLE EVENT PHENOMENA; EXTENSIVE AIR-SHOWERS; ERROR FREE SRAM; ATMOSPHERIC RADIATION; SOLAR MODULATION; GEANT4; SIMULATIONS; MUSCA SEP3; UPSETS; PREDICTIONS; ALTITUDE;
D O I
10.1109/TNS.2017.2682984
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the characterization of the sensitivity to 14-MeV neutrons of a commercial off-the-shelf 90-nm static random access memories manufactured by Cypress Semiconductor, when biased at ultralow voltage. First, experiments exposing this memory at 14-MeV neutrons, when powering it up at bias voltages ranging from 0.5 to 3.3 V, are presented and discussed. These results are in good concordance with theoretical predictions issued by the modeling tool MUlti-SCAles Single Event Phenomena Predictive Platform. Then, this tool has been used to obtain soft error rate predictions at different altitudes above the Earth's surface of this device versus its bias voltage. Finally, the effect of contamination by alpha particles has also been estimated at said range of bias voltages.
引用
收藏
页码:2188 / 2195
页数:8
相关论文
共 50 条
  • [31] A Push-Push Voltage-Controlled Oscillator for W-Band Applications in 90-nm CMOS
    Yang, Chieh-Ying
    Li, Sih-Ying
    Hsieh, Sunny Cuei-Ling
    Liu, Jenny Yi-Chun
    [J]. 2016 IEEE INTERNATIONAL SYMPOSIUM ON RADIO-FREQUENCY INTEGRATION TECHNOLOGY (RFIT), 2016,
  • [32] 2xVDD-Tolerant ESD Detection Circuit in a 90-nm Low-Voltage CMOS Process
    Yang, Zhaonian
    Zhang, Yue
    Yu, Ningmei
    Liou, Juin J.
    [J]. 2018 7TH IEEE INTERNATIONAL SYMPOSIUM ON NEXT-GENERATION ELECTRONICS (ISNE), 2018, : 48 - 51
  • [33] SEE sensitivity of a COTS 28-nm SRAM-based FPGA under thermal neutrons and different incident angles
    Fabero, Juan C.
    Korkian, Golnaz
    Franco, Francisco J.
    Hubert, Guillaume
    Mecha, Hortensia
    Letiche, Manon
    Clemente, Juan A.
    [J]. MICROPROCESSORS AND MICROSYSTEMS, 2023, 96
  • [34] Characterization of LDO Induced Increment of SEE Sensitivity for 22-nm FDSOI SRAM
    Cai, Chang
    Liu, Yuzhu
    Hu, Minchi
    Chen, Gengshen
    Yu, Jun
    [J]. IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY, 2023, 23 (04) : 537 - 543
  • [35] Low-voltage high-gain large-capacitive-load amplifiers in 90-nm CMOS technology
    Mojarad, Mortaza
    Kamarei, Mahmoud
    [J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2015, 69 (03) : 666 - 672
  • [36] Heavy Ion, High-Energy, and Low-Energy Proton SEE Sensitivity of 90-nm RHBD SRAMs
    Cannon, E. H.
    Cabanas-Holmen, M.
    Wert, J.
    Amort, T.
    Brees, R.
    Koehn, J.
    Meaker, B.
    Normand, E.
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3493 - 3499
  • [37] Single-Event Cluster Multibit Upsets Due to Localized Latch-Up in a 90 nm COTS SRAM Containing SEL Mitigation Design
    Luo Yin-Hong
    Zhang Feng-Qi
    Guo Hong-Xia
    Zhou Hui
    Zheng Li-Sang
    Ji Dong-Mei
    Shen Chen
    Gong Ding
    Hajdas, Wojtek
    [J]. IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2014, 61 (04) : 1918 - 1923
  • [38] A 6-Gbit/s Hybrid Voltage-Mode Transmitter With Current-Mode Equalization in 90-nm CMOS
    Song, Young-Hoon
    Palermo, Samuel
    [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2012, 59 (08) : 491 - 495
  • [39] A Dual Port Dual Width 90nm SRAM with Guaranteed Data Retention at Minimal Standby Supply Voltage
    Geens, Peter
    Dehaene, Wim
    [J]. ESSCIRC 2008: PROCEEDINGS OF THE 34TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE, 2008, : 290 - 293
  • [40] High-performance and low-voltage sense-amplifier techniques for sub-90nm SRAM
    Sinha, M
    Hsu, S
    Alvandpour, A
    Burleson, W
    Krishnamurthy, R
    Borkar, S
    [J]. IEEE INTERNATIONAL SOC CONFERENCE, PROCEEDINGS, 2003, : 113 - 116