Hardware support for RSVP capable routing

被引：1
|
作者：
Harbaum, T [1 ]
Meier, D [1 ]
Prinke, M [1 ]
机构：
[1] Tech Univ Braunschweig, Inst Operating Syst & Comp Networks, D-3300 Braunschweig, Germany
来源：
ATM 2000: PROCEEDINGS OF THE IEEE CONFERENCE 2000 ON HIGH PERFORMANCE SWITCHING AND ROUTING | 2000年
关键词：
D O I：
10.1109/HPSR.2000.856669
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Todays FPGA technology allows reconfigurable hardware to be integrated into standard PC hardware as well as into dedicated router systems. With a hardware like this it is possible to offer support for CPU intense parts of the forwarding process within a router. With upcoming services like RSVP [3] additional demands is put on processing power within routers. This paper presents an implementation of several aspects of RSVP state handling in hardware in order to releaf the router or interface CPU some aspects of RSVP processing. Special focus is on RSVP table maintenance. The RSVP implementation uses the happlet (hardware applet) concept from [6] to interface between the hardware based routines and the system kernel and user-space programs.
引用
收藏
页码：241 / 249
页数：9
相关论文
共 50 条
  • [31] Extending RSVP for QoS Support in HMIPv6-Based Networks
    Wu Xinyi
    Nie Gang
    [J]. ICIEA: 2009 4TH IEEE CONFERENCE ON INDUSTRIAL ELECTRONICS AND APPLICATIONS, VOLS 1-6, 2009, : 3922 - 3925
  • [32] How much can hardware help routing?
    Borodin, A
    Raghavan, P
    Schieber, B
    Upfal, E
    [J]. JOURNAL OF THE ACM, 1997, 44 (05) : 726 - 741
  • [33] Routing lookups in hardware at memory access speeds
    Gupta, P
    Lin, S
    McKeown, N
    [J]. IEEE INFOCOM '98 - THE CONFERENCE ON COMPUTER COMMUNICATIONS, VOLS. 1-3: GATEWAY TO THE 21ST CENTURY, 1998, : 1240 - 1247
  • [34] SYSTOLIC ROUTING HARDWARE - PERFORMANCE EVALUATION AND OPTIMIZATION
    RUTENBAR, RA
    ATKINS, DE
    [J]. IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1988, 7 (03) : 397 - 410
  • [35] HAM - A HARDWARE ACCELERATOR FOR MULTILAYER WIRE ROUTING
    VENKATESWARAN, R
    MAZUMDER, P
    [J]. 1989 IEEE INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN: DIGEST OF TECHNICAL PAPERS, 1989, : 440 - 443
  • [36] HARDWARE SUPPORT FOR PROCESS SYNCHRONIZATION
    MAYERLINDENBERG, F
    [J]. JOURNAL OF MICROCOMPUTER APPLICATIONS, 1994, 17 (03): : 317 - 320
  • [37] Hardware support for priority inheritance
    Akgul, BES
    Mooney, VJ
    Thane, H
    Kuacharoen, P
    [J]. RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 246 - 254
  • [38] Hardware support for interval arithmetic
    vonGudenberg, JW
    [J]. SCIENTIFIC COMPUTING AND VALIDATED NUMERICS, 1996, 90 : 32 - 37
  • [39] HARDWARE TO SUPPORT RUNTIME INTELLIGENCE
    ROBINSON, IN
    [J]. COMPUTER, 1992, 25 (05) : 63 - 66
  • [40] Hardware support for active networking
    Fragkiadakis, AG
    Bartzoudis, NG
    Parish, DJ
    Sandford, M
    [J]. SAM'03: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SECURITY AND MANAGEMENT, VOLS 1 AND 2, 2003, : 27 - 33
12345