共 13 条
- [1] Sub-100 micron pitch stencil printing for wafer scale bumping [J]. PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 74 - 80
- [2] Stencil printing at sub-100 microns pitch [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 354 - 358
- [3] Injection molded solder technology for Pb-free wafer bumping [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 650 - 654
- [4] Stencil printing behavior of lead-free Sn-3Ag-0.5Cu solder paste for wafer level bumping for Sub-100 μm size solder bumps [J]. Metals and Materials International, 2013, 19 : 1083 - 1090
- [6] Design, manufacture and testing of microengineered stencils used for sub 100 micron wafer level bumping [J]. 2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 1 - 1
- [7] Ultra-high density board technology for sub-100μm pitch nano-wafer level packaging [J]. PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 125 - 129
- [8] Pine pitch stencil printing of Sn/Pb and lead free solders for flip chip technology [J]. 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 254 - 264
- [9] Wafer-Level Hermetic Seal Bonding at Low-Temperature with Sub-Micron Gold Particle Using Stencil Printing [J]. SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY AND APPLICATIONS 14, 2016, 75 (09): : 265 - 272
- [10] C4NP for Pb-Free Solder Wafer Bumping and 3D Fine-Pitch Applications [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 577 - +