Stencil printing technology for wafer level bumping at sub-100 micron pitch using Pb-free alloys

被引:0
|
作者
Kay, RW [1 ]
de Gourcuff, E [1 ]
Desmulliez, MPY [1 ]
Jackson, GJ [1 ]
Steen, HAH [1 ]
Liu, C [1 ]
Conway, PP [1 ]
机构
[1] MicroStencil Ltd, Edinburgh EH15 1LW, Midlothian, Scotland
关键词
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper solder paste printing is reported at sub 100 mu m pitch using Pb-free solder paste with IPC type-6 (15-5 mu m) particle size distributions. The results confirm that consistent sized paste deposits can be produced onto wafers at ultra fine pitch geometries using a stencil printing process. Furthermore, a stencil printing evaluation has determined the impact that the print parameters have on the reproducibility of the deposits. The investigation also reveals that the volume of solder paste deposit can be controlled by selecting different shapes of stencil apertures. Large volumes of paste are required during reflowing of the fine particle solder paste to produce sufficient stand-off between the flip chip device and substrate. Print consistency and uniformity of the bumps generated are also governed by the volume of solder paste for each deposit. Statistical examinations of printing defects from a large number of printing trials have been conducted for several bump geometries. Subsequently the best print parameters were then used to print onto wafers containing bond pads so the paste deposits could be reflowed to form solder spheres for analysis.
引用
收藏
页码:848 / 854
页数:7
相关论文
共 13 条
  • [1] Sub-100 micron pitch stencil printing for wafer scale bumping
    Desmulliez, M. P. Y.
    Kay, R. W.
    Abraham, E.
    de Gourcuff, E.
    Jackson, G. J.
    Steen, H. A. H.
    Liu, C.
    Conway, P. P.
    [J]. PROCEEDINGS OF THE SEVENTH IEEE CPMT CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN, PACKAGING AND FAILURE ANALYSIS (HDP'05), 2005, : 74 - 80
  • [2] Stencil printing at sub-100 microns pitch
    Desmulliez, MPY
    Kay, RW
    Stoyanov, S
    Bailey, C
    [J]. 6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 354 - 358
  • [3] Injection molded solder technology for Pb-free wafer bumping
    Gruber, PA
    Shih, DY
    Belanger, L
    Brouillette, G
    Danovitch, D
    Oberson, V
    Turgeon, M
    Kimura, H
    [J]. 54TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2004, : 650 - 654
  • [4] Stencil printing behavior of lead-free Sn-3Ag-0.5Cu solder paste for wafer level bumping for Sub-100 μm size solder bumps
    Santosh Kumar
    Sabuj Mallik
    Ndy Ekere
    Jaepil Jung
    [J]. Metals and Materials International, 2013, 19 : 1083 - 1090
  • [5] Stencil printing behavior of lead-free Sn-3Ag-0.5Cu solder paste for wafer level bumping for Sub-100 μm size solder bumps
    Kumar, Santosh
    Mallik, Sabuj
    Ekere, Ndy
    Jung, Jaepil
    [J]. METALS AND MATERIALS INTERNATIONAL, 2013, 19 (05) : 1083 - 1090
  • [6] Design, manufacture and testing of microengineered stencils used for sub 100 micron wafer level bumping
    Gorman, N. J.
    Kay, R. W.
    Roney, I.
    Desmulliez, M. P. Y.
    [J]. 2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 1 - 1
  • [7] Ultra-high density board technology for sub-100μm pitch nano-wafer level packaging
    Sundaram, V
    Liu, F
    Aggarwal, AO
    Hosseini, SM
    Mekala, S
    White, GE
    Tummala, RR
    Swaminathan, M
    Kim, W
    Madhavan, R
    Lo, G
    [J]. PROCEEDINGS OF 5TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, 2003, : 125 - 129
  • [8] Pine pitch stencil printing of Sn/Pb and lead free solders for flip chip technology
    Kloeser, J
    Heinricht, K
    Kutzner, K
    Jung, E
    Ostmann, A
    Zakel, E
    Reichl, H
    [J]. 47TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 1997 PROCEEDINGS, 1997, : 254 - 264
  • [9] Wafer-Level Hermetic Seal Bonding at Low-Temperature with Sub-Micron Gold Particle Using Stencil Printing
    Ishida, H.
    Ogashiwa, T.
    [J]. SEMICONDUCTOR WAFER BONDING: SCIENCE, TECHNOLOGY AND APPLICATIONS 14, 2016, 75 (09): : 265 - 272
  • [10] C4NP for Pb-Free Solder Wafer Bumping and 3D Fine-Pitch Applications
    Shih, D. -Y.
    Dang, B.
    Gruber, P.
    Lu, M.
    Kang, S.
    Buchwalter, S.
    Knickerbocker, J.
    Perfecto, E.
    Garant, J.
    Knickerbocker, S.
    Semkow, K.
    Sundlof, B.
    Busby, J.
    Weisman, R.
    Ruhmer, K.
    Hughlett, E.
    [J]. 2008 INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY & HIGH DENSITY PACKAGING, VOLS 1 AND 2, 2008, : 577 - +