A low-power multilevel-output classifier circuit

被引：0
|
作者：
Yildiz, Merih [1 ]
Minaei, Shahram [1 ]
Goknar, Izzet Cem [1 ]
机构：
[1] Dogus Univ, Dept Elect & Commun Engn, TR-34722 Istanbul, Turkey
来源：
2007 EUROPEAN CONFERENCE ON CIRCUIT THEORY AND DESIGN, VOLS 1-3 | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A low power CMOS implementation of a multi-input data classifier with several output levels is presented. The proposed circuit operates in current-mode and can classify several types of analog vector data. An architecture is developed comprising a threshold circuit which operates in sub-threshold region. Using 0.351 mu m TSMC technology parameters, SPICE simulation results for a classifier with two inputs are included to verify the anticipated results.
引用
收藏
页码：747 / 750
页数：4
相关论文
共 50 条
  • [41] A low-power CMOS integrated circuit for bearing estimation
    Julián, P
    Andreou, A
    Mandolesi, P
    Goldberg, D
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 305 - 308
  • [42] Low-power circuit advantages of the scaled accumulation FET
    Murali, R
    Wang, LH
    Austin, BL
    Meindl, JD
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 201 - 204
  • [43] MAGNETIC CIRCUIT OF LOW-POWER COLLECTOR MACHINES.
    Kaasik, P.Yu.
    Redekop, A.P.
    Soviet electrical engineering, 1984, 55 (09): : 74 - 79
  • [44] Low-power CMOS circuit techniques for motion estimators
    Enomoto, T
    Ei, T
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 409 - 412
  • [45] LOW-POWER CIRCUIT BLOCK FOR DIGITAL TELEPHONE EXCHANGES
    KASPERKOVITZ, D
    VERBEEK, RJM
    MICROELECTRONICS AND RELIABILITY, 1976, 15 (02): : 163 - 170
  • [46] The Test Methods for Temperature Rises and Low-power Circuit
    Liang, Cheng-bo
    Yan, Jie
    Xu, Bei-bei
    2ND INTERNATIONAL CONFERENCE ON APPLIED MECHANICS, ELECTRONICS AND MECHATRONICS ENGINEERING (AMEME), 2017, : 14 - 18
  • [47] Introduction to the special issue on Low-power circuit techniques
    Javier Calpe-Maravilla
    Hiroshi Tanimoto
    Analog Integrated Circuits and Signal Processing, 2014, 78 : 1 - 2
  • [48] Introduction to the special issue on Low-power circuit techniques
    Calpe-Maravilla, Javier
    Tanimoto, Hiroshi
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2014, 78 (01) : 1 - 2
  • [49] A low-power digital processing circuit for capacitive accelerometer
    Zhu, Zhongyi
    Liu, Yidong
    Jin, Zhonghe
    PROCEEDINGS OF THE INSTITUTION OF MECHANICAL ENGINEERS PART N-JOURNAL OF NANOMATERIALS NANOENGINEERING AND NANOSYSTEMS, 2013, 227 (02) : 51 - 55
  • [50] A Low-Power Circuit Technique for Domino CMOS Logic
    Meher, Preetisudha
    Mahapatra, K. K.
    2013 INTERNATIONAL CONFERENCE ON INTELLIGENT SYSTEMS AND SIGNAL PROCESSING (ISSP), 2013, : 256 - 261
12345