A high speed, low voltage CMOS offset comparator

被引：10
|
作者：
Fayed, AA
Ismail, M
机构：
[1] Texas Instruments Inc, Dallas, TX 75243 USA
[2] Ohio State Univ, Dept Elect Engn, Analog VLSI Lab, Columbus, OH 43210 USA
来源：
ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING | 2003年 / 36卷 / 03期
关键词：
low-voltage analog circuits; comparators; analog CMOS circuits;
D O I：
10.1023/A:1024793932611
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
A high speed, low voltage offset comparator is presented. No common mode tracking circuit is used and the offset is added without compromising the high input impedance nature of the circuit. The circuit operates at 480 Mbps with 3.0-3.6 V and 1.6-2.0 V supplies and -40 to 125 degreesC temperature range on a typical 0.5 mum technology.
引用
收藏
页码：267 / 272
页数：6
相关论文
共 50 条
  • [21] A High-Speed and Low-Offset Dynamic Latch Comparator
    Rahman, Labonnah Farzana
    Reaz, Mamun Bin Ibne
    Yin, Chia Chieu
    Marufuzzaman, Mohammad
    Rahman, Mohammad Anisur
    SCIENTIFIC WORLD JOURNAL, 2014,
  • [22] An improved low offset latch comparator for high-speed ADCs
    Sadeghipour, Khosrov Dabbagh
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2011, 66 (02) : 205 - 212
  • [23] An improved low offset latch comparator for high-speed ADCs
    Khosrov Dabbagh Sadeghipour
    Analog Integrated Circuits and Signal Processing, 2011, 66 : 205 - 212
  • [24] 10-bit High-Speed CMOS Comparator with Offset Cancellation Technique
    Kouhalvandi, Lida
    Aygun, Sercan
    Ozdemir, Gokhan Gunes
    Gunes, Ece Olcay
    2017 5TH IEEE WORKSHOP ON ADVANCES IN INFORMATION, ELECTRONIC AND ELECTRICAL ENGINEERING (AIEEE'2017), 2017,
  • [25] A novel low offset low power CMOS dynamic comparator
    Gandhi, Priyesh P.
    Devashrayee, N. M.
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2018, 96 (01) : 147 - 158
  • [26] A novel low offset low power CMOS dynamic comparator
    Priyesh P. Gandhi
    N. M. Devashrayee
    Analog Integrated Circuits and Signal Processing, 2018, 96 : 147 - 158
  • [27] High Performance CMOS Voltage Comparator
    Gandhi, Priyesh P.
    Devashrayee, N. M.
    2013 4TH NIRMA UNIVERSITY INTERNATIONAL CONFERENCE ON ENGINEERING (NUICONE 2013), 2013,
  • [28] Low-voltage, high-speed CMOS analog latched voltage comparator using the "flipped voltage follower" as input stage
    Achigui, Hugues J.
    Fayomi, Christian
    Massicotte, Daniel
    Boukadoum, Mounir
    MICROELECTRONICS JOURNAL, 2011, 42 (05) : 785 - 789
  • [29] Low power/low voltage high speed CMOS differential track and latch comparator with rail-to-rail input
    Fayomi, CJB
    Roberts, GW
    Sawan, M
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL V: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 653 - 656
  • [30] An improved low-voltage low-power CMOS comparator to be used in high-speed pipeline ADCs
    Amaral, P
    Goes, J
    Paulino, N
    Steiger-Garçao, A
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V, PROCEEDINGS, 2002, : 141 - 144
12345