Failure Analysis of a Chip Carrier Board

被引：0
|
作者：
Fang, Xiaoyu [1 ]
Dong, Yue [1 ]
机构：
[1] UESTC, Sch Elect Sci & Engn, Chengdu, Sichuan, Peoples R China
来源：
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2018年
关键词：
chip carrier board; shedding; contaminants;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The author analyzes different micro areas of the chip carrier board with scanning electron microscope (SEM) and X-ray energy dispersive spectrometer(EDS) to find out the reasons why a type of chip is detached from the carrier board and the device does not work properly. The results show that the phenomenon of chip shedding due to the presence of contaminants between the chip and the carrier board.
引用
收藏
页码：97 / 99
页数：3
相关论文
共 50 条
  • [21] CHIP CARRIER APPLICATIONS
    KATRONGE, GA
    NORTHOVER, G
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1981, 4 (02): : 192 - 195
  • [22] Chip Physical Failure Analysis and Diagnose Method
    Luo, Yang
    Wang, Yanan
    PROCEEDINGS OF 2016 7TH INTERNATIONAL CONFERENCE ON MECHANICAL AND AEROSPACE ENGINEERING, (ICMAE), 2016, : 300 - 303
  • [23] Chip wood board microstructure
    Razinkov, E
    Murzin, V
    DREVARSKY VYSKUM, 1997, 42 (01): : 23 - 30
  • [24] Impact of scaling on CMOS chip failure rate, and design rules for hot carrier reliability
    Haggag, A
    McMahon, W
    Hess, K
    Fischer, B
    Register, LF
    VLSI DESIGN, 2001, 13 (1-4) : 111 - 115
  • [25] Underfill delamination analysis of flip chip on low-cost board
    Cheng, ZN
    Xu, BL
    Zhang, Q
    Cai, X
    Huang, WD
    Xie, XM
    ADVANCES IN ELECTRONIC MATERIALS AND PACKAGING 2001, 2001, : 280 - 285
  • [26] Design analysis of touch chip for enhanced package and board level reliability
    Tee, TY
    Ng, HS
    Siegel, H
    Bond, R
    Zhong, ZW
    6TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, PROCEEDINGS (EPTC 2004), 2004, : 743 - 747
  • [27] Streamlining Carrier Board DESIGN
    Unverdorben, Martin
    ELECTRONICS WORLD, 2010, 116 (1890): : 24 - 28
  • [28] A numerical failure analysis on lead breakage issues of ultra fine pitch flip chip-on-flex and tape carrier packages during chip/film assembly process
    Jang, C
    Han, S
    Kim, H
    Kang, S
    MICROELECTRONICS RELIABILITY, 2006, 46 (2-4) : 487 - 495
  • [29] Reliability and new failure modes of encapsulated flip chip on board under thermal shock testing
    Bo, C
    Li, W
    Qun, Z
    Xia, G
    Xie, XM
    Kempe, W
    FIFTH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY, PROCEEDINGS, 2003, : 416 - 421
  • [30] Review of improved environmental waste chip import No. 14 reconstructed chip carrier and chip carrier grounding
    Hanaya, Morimasa
    Kami,Parupu Gijutsu Taimusu/Japanese Journal of Paper Technology, 2005, 48 (11): : 83 - 92
12345