Failure Analysis of a Chip Carrier Board

被引：0
|
作者：
Fang, Xiaoyu [1 ]
Dong, Yue [1 ]
机构：
[1] UESTC, Sch Elect Sci & Engn, Chengdu, Sichuan, Peoples R China
来源：
2018 19TH INTERNATIONAL CONFERENCE ON ELECTRONIC PACKAGING TECHNOLOGY (ICEPT) | 2018年
关键词：
chip carrier board; shedding; contaminants;
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The author analyzes different micro areas of the chip carrier board with scanning electron microscope (SEM) and X-ray energy dispersive spectrometer(EDS) to find out the reasons why a type of chip is detached from the carrier board and the device does not work properly. The results show that the phenomenon of chip shedding due to the presence of contaminants between the chip and the carrier board.
引用
收藏
页码：97 / 99
页数：3
相关论文
共 50 条
  • [1] Thermal dissipation analysis in flip chip on board and chip on board assemblies
    Baldwin, DF
    Beerensson, JT
    48TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1998 PROCEEDINGS, 1998, : 76 - 86
  • [2] Failure analysis of lead-free solder joints for flip chip on board
    Tzu, Fu-Ming
    Chao, Long-Sun
    Chou, Jung-Hua
    2007 INTERNATIONAL MICROSYSTEMS, PACKAGING, ASSEMBLY AND CIRCUITS TECHNOLOGY CONFERENCE, PROCEEDINGS OF TECHNICAL PAPERS, 2007, : 314 - 317
  • [3] Thermal analysis of a chip on board (COB)
    DeMoerloose, J
    Temmerman, W
    THIRTEENTH ANNUAL IEEE SEMICONDUCTOR THERMAL MEASUREMENT AND MANAGEMENT SYMPOSIUM, PROCEEDINGS 1997, 1997, : 112 - 118
  • [4] Underfill delamination and solder joint failure of flip chip on board
    Xu, Bu-Lu
    Zhang, Qun
    Cai, Xia
    Huang, Wei-Dong
    Xie, Xiao-Ming
    Cheng, Zhao-Nian
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 2001, 22 (10): : 1335 - 1342
  • [5] High-G drop impact response and failure analysis of a chip packaged printed circuit board
    Jenq, S. T.
    Sheu, H. S.
    Yeh, Chang-Lin
    Lai, Yi-Shao
    Wu, Jenq-Dah
    INTERNATIONAL JOURNAL OF IMPACT ENGINEERING, 2007, 34 (10) : 1655 - 1667
  • [6] High-g drop impact response and failure analysis of a chip packaged printed circuit board
    Jenq, ST
    Sheu, HS
    Yeh, CL
    Lai, YS
    Wu, JD
    PROCEEDINGS OF THE 7TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS. 1 AND 2, 2005, : 631 - 635
  • [7] Failure Analysis on the Chip Capacitor
    Wang Yang
    He Wei
    Mo Yunqi
    Wang Shou-Xu
    Wu Xiang-Hao
    He Bo
    Zhang Xuan-Dong
    IEEE CIRCUITS AND SYSTEMS INTERNATIONAL CONFERENCE ON TESTING AND DIAGNOSIS, 2009, : 443 - +
  • [8] Predictive failure model of flip chip on board component level assemblies
    Muncy, J
    Lazarakis, T
    Baldwin, D
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 578 - 582
  • [9] Thermal analysis of a wirebond chip-on-board package
    Pang, JHL
    Tan, CK
    ITHERM '98: SIXTH INTERSOCIETY CONFERENCE ON THERMAL AND THERMOMECHANICAL PHENOMENA IN ELECTRONIC SYSTEMS, 1998, : 481 - 487
  • [10] Failure Mechanism Investigation of Stacked Via Cracking in Organic Chip Carrier
    Li, Shidong
    Pan, Yi
    Iruvanti, Sushumna
    Questad, David L.
    Werner, Randall J.
    2014 IEEE 64TH ELECTRONIC COMPONENTS AND TECHNOLOGY CONFERENCE (ECTC), 2014, : 1253 - 1257
12345