Motion compensation hardware accelerator architecture for H.264/AVC

被引：0

作者：

Zatt, Bruno ^{[1
]}

Ferreira, Valter ^{[1
]}

Agostini, Luciano ^{[2
]}

Wagner, Flavio R. ^{[1
]}

Susin, Altamiro ^{[3
]}

Bampi, Sergio ^{[1
]}

机构：

[1] Univ Fed Rio Grande do Sul, Inst Informat, Porto Alegre, RS, Brazil

[2] Univ Fed Pelotas, Informat Dept, Pelotas, RS, Brazil

[3] Univ Fed Rio Grande do Sul, Elect Engn Dept, Porto Alegre, RS, Brazil

来源：

ADVANCES IN IMAGE AND VIDEO TECHNOLOGY, PROCEEDINGS | 2007年 / 4872卷

关键词：

video coding; H.264/AVC; MPEG-4; AVC; motion compensation; hardware acceleration;

D O I：

暂无

中图分类号：

TP18 [人工智能理论];

学科分类号：

081104 ; 0812 ; 0835 ; 1405 ;

摘要：

This work presents a new hardware acceleration solution for the H.264/AVC motion compensation process. A novel architecture is proposed to precede the luminance interpolation task, which responds by the highest computational complexity in the motion compensator. The accelerator module was integrated into the VHDL description of the MIPS Plasma processor, and its validation was accomplished by simulation. A performance comparison was made between a software implementation and a hardware accelerated one. This comparison indicates a reduction of 94% in processing time. The obtained throughput is enough to reach real time when decoding H.264/AVC Baseline Profile motion compensation for luminance at Level 3.

引用

页码：24 / +

页数：2

共 50 条

[31] Novel data storage for H.264 motion compensation: system architecture and hardware implementation
Matei, Elena
van Praet, Christophe
Bauwelinck, Johan
Cautereels, Paul
de Lumley, Edith G.
EURASIP JOURNAL ON IMAGE AND VIDEO PROCESSING, 2011,
[32] A parallel hardware implementation for motion estimation for H.264/AVC standard
Nayak, Rohit
Chen, Ying
2008 IEEE SOUTHWEST SYMPOSIUM ON IMAGE ANALYSIS & INTERPRETATION, 2008, : 105 - 108
[33] Novel data storage for H.264 motion compensation: system architecture and hardware implementation
Elena Matei
Christophe van Praet
Johan Bauwelinck
Paul Cautereels
Edith G de Lumley
EURASIP Journal on Image and Video Processing, 2011
[34] Motion estimation for H.264/AVC using programmable graphics hardware
Ho, Chi-Wang
Au, Oscar C.
Chan, S. -H. Gary
Yip, Shu-Kei
Wong, Hoi-Ming
2006 IEEE INTERNATIONAL CONFERENCE ON MULTIMEDIA AND EXPO - ICME 2006, VOLS 1-5, PROCEEDINGS, 2006, : 2049 - 2052
[35] Hardware design of motion data decoding process for H.264/AVC
Yoo, Kiwon
Sohn, Kwanghoon
SIGNAL PROCESSING-IMAGE COMMUNICATION, 2010, 25 (03) : 208 - 223
[36] MoCHA: a bi-predictive motion compensation hardware for H.264/AVC decoder targeting HDTV
Azevedo, Arnaldo
Zatt, Bruno
Agostini, Luciano
Bampi, Sergio
2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1617 - 1620
[37] Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264/AVC Encoder
Pastuszak, Grzegorz
Jakubowski, Mariusz
JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2016, 82 (03): : 391 - 402
[38] Optimization of the Adaptive Computationally-Scalable Motion Estimation and Compensation for the Hardware H.264/AVC Encoder
Grzegorz Pastuszak
Mariusz Jakubowski
Journal of Signal Processing Systems, 2016, 82 : 391 - 402
[39] Integer-pixel motion estimation H.264/AVC accelerator architecture with optimal memory management
Campos, Armando Mora
Merelo, Francisco J. Ballester
Peiro, Marcos A. Martinez
Esteve, Jose A. Canals
MICROPROCESSORS AND MICROSYSTEMS, 2008, 32 (02) : 68 - 78
[40] Parallel H.264/AVC Motion Compensation for GPUs Using OpenCL
Wang, Biao
Alvarez-Mesa, Mauricio
Chi, Chi Ching
Juurlink, Ben
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2015, 25 (03) : 525 - 531

← 1 2 3 4 5 →