共 50 条
- [32] Optimal circuit clustering with variable interconnect delay 2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 707 - 710
- [34] Novelty in Architecture of ROBDD for the Minimization of Interconnect Delay 2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 187 - 191
- [35] A practical cut-based physical retiming algorithm for field programmable gate arrays ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1027 - 1030
- [36] Modified Elmore Delay Model for VLSI Interconnect 53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 793 - 796
- [37] A novel approach to delay calculations in interconnect structures ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 207 - 210
- [38] Novel approach to delay calculations in interconnect structures IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2000, : 207 - 210
- [39] Variational delay metrics for interconnect timing analysis 41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 381 - 384
- [40] Sensitivity of interconnect delay to on-chip inductance ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 403 - 406