Retiming with interconnect and gate delay

被引:0
|
作者
Chu, C [1 ]
Young, EFY [1 ]
Tong, DKY [1 ]
Dechu, S [1 ]
机构
[1] Iowa State Univ, Dept Elect & Comp Engn, Ames, IA 50011 USA
来源
ICCAD-2003: IEEE/ACM DIGEST OF TECHNICAL PAPERS | 2003年
关键词
D O I
暂无
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper, we study the problem of retiming of sequential circuits with both interconnect and gate delay. Most retiming algorithms have assumed ideal conditions for the non-logical portions of the data paths, which are not sufficiently accurate to be used in high performance circuits today. In our modeling, we assume that the delay of a wire is directly proportional to its length. This assumption is reasonable since the quadratic component of a wire delay is significantly smaller than its linear component when the more accurate Elmore delay model is used. A simple experiment is conducted to illustrate the validity of this assumption. We present two approaches to solve this problem, both of which have polynomial time complexity. ne first one can compute the optimal clock period while the second one is an improvement over the first one in terms of practical applicability. The second approach gives solutions very close to the optimal (0.13% more than the optimal on average) but in a much shorter runtime. A circuit with more than 22K gates and 32K wires can be optimally retimed in 83.56 seconds by a PC with an 1.8GHz Intel Xeon processor.
引用
收藏
页码:221 / 226
页数:6
相关论文
共 50 条
  • [31] Statistical Elmore delay of RC interconnect tree
    董刚
    杨杨
    柴常春
    杨银堂
    Chinese Physics B, 2010, 19 (11) : 39 - 44
  • [32] Optimal circuit clustering with variable interconnect delay
    Sze, CN
    Wang, TC
    2002 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL IV, PROCEEDINGS, 2002, : 707 - 710
  • [33] Modeling of interconnect capacitance, delay, and crosstalk in VLSI
    Wong, SC
    Lee, GY
    Ma, DJ
    IEEE TRANSACTIONS ON SEMICONDUCTOR MANUFACTURING, 2000, 13 (01) : 108 - 111
  • [34] Novelty in Architecture of ROBDD for the Minimization of Interconnect Delay
    Subathradevi, S.
    Vennila, C.
    2015 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2015, : 187 - 191
  • [35] A practical cut-based physical retiming algorithm for field programmable gate arrays
    Suaris, Peter
    Wang, Dongsheng
    Chou, Nan-Chi
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1027 - 1030
  • [36] Modified Elmore Delay Model for VLSI Interconnect
    Mal, Ashis Kumar
    Dhar, Anindya Sundar
    53RD IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 793 - 796
  • [37] A novel approach to delay calculations in interconnect structures
    Mittra, R
    Chakravarty, S
    Kwon, SJ
    ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING, 2000, : 207 - 210
  • [38] Novel approach to delay calculations in interconnect structures
    Mittra, R.
    Chakravarty, Sourav
    Kwon, Soon Jae
    IEEE Topical Meeting on Electrical Performance of Electronic Packaging, 2000, : 207 - 210
  • [39] Variational delay metrics for interconnect timing analysis
    Agarwal, K
    Sylvester, D
    Blaauw, D
    Liu, F
    Nassif, S
    Vrudhula, S
    41ST DESIGN AUTOMATION CONFERENCE, PROCEEDINGS 2004, 2004, : 381 - 384
  • [40] Sensitivity of interconnect delay to on-chip inductance
    Ismail, YI
    Freidman, EG
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL III: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 403 - 406