New Cascaded Multilevel Inverter Configuration with Reduced Number of Components

被引:0
|
作者
Hosseinzadeh, Mohammad Ali [1 ]
Sarbanzadeh, Maryam [1 ]
Babaei, Ebrahim [2 ]
Rivera, Marco [1 ]
Rothen, Jaime [3 ]
机构
[1] Univ Talca, Fac Engn, Talca, Chile
[2] Univ Tabriz, Fac Elect & Comp Engn, Tabriz, Iran
[3] Univ Bio Bio, Fac Engn, Concepcion, Chile
关键词
Multilevel module (MLM); symmetric and asymmetric cascade multilevel inverter; basic unit; TOPOLOGY; CONVERTERS;
D O I
暂无
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper proposes a new multilevel module for the cascaded multilevel inverter configurations. The proposed basic module consists of n number of the conventional two-level inverter connected by series-connection (called a multilevel module MLM) and one power switch with one power diode and are parallel together that generate positive and negative voltage levels. The proposed cascaded multilevel inverter analyzed in both states of symmetric and asymmetric. In order to generate all voltage levels (even and odd) at the output, three new algorithms to determine the magnitude of dc voltage sources proposed. The main advantages of proposed topology are increasing the number of voltage levels at the output with a lower number of power semiconductor switches, driver circuits, and dc voltage sources. Therefore, the proposed topology needs to smaller installation area and lower weight and reduces the total cost of the inverter. Experimental results from a laboratory-scale prototype presented to verify the performance of the proposed multilevel inverter.
引用
收藏
页码:3553 / 3558
页数:6
相关论文
共 50 条
  • [41] A new single-phase cascaded multilevel inverter topology with reduced number of switches and voltage stress
    Siddique, Marif Daula
    Mekhilef, Saad
    Shah, Noraisyah Mohamed
    Sarwar, Adil
    Memon, Mudasir Ahmed
    INTERNATIONAL TRANSACTIONS ON ELECTRICAL ENERGY SYSTEMS, 2020, 30 (02):
  • [42] The New Topology of Multilevel Inverter with Reduced Number of Switches
    Jefry, Nur Atiqah
    Haw, Law Kah
    Ing, Wong Kiing
    2020 11TH IEEE CONTROL AND SYSTEM GRADUATE RESEARCH COLLOQUIUM (ICSGRC), 2020, : 94 - 99
  • [43] A New Topology of Cascaded Multilevel Converters With Reduced Number of Components for High-Voltage Applications
    Ebrahimi, Javad
    Babaei, Ebrahim
    Gharehpetian, Goverg B.
    IEEE TRANSACTIONS ON POWER ELECTRONICS, 2011, 26 (11) : 3109 - 3118
  • [44] A New Cascaded Multilevel Inverter Topology with Minimum Number of Conducting Switches
    Mohamad, A. Syukri
    Mariun, Norman
    Sulaiman, Nasri
    Radzi, M. Amran M.
    2014 IEEE INNOVATIVE SMART GRID TECHNOLOGIES - ASIA (ISGT ASIA), 2014, : 164 - 169
  • [45] A Generalized Symmetrical and Asymmetrical Multilevel Inverter Topology with Reduced Number of Components
    Duraisamy, Ragul
    Venkatraman, Thiyagarajan
    RECENT ADVANCES IN POWER ELECTRONICS AND DRIVES, VOL 2, EPREC 2023, 2024, 1139 : 123 - 133
  • [46] A New 7-Level Asymmetrical Multilevel Inverter with Reduced Number of Sources and Switching Components
    Kamaldeep
    Kumar, Jagdish
    2016 7TH INDIA INTERNATIONAL CONFERENCE ON POWER ELECTRONICS (IICPE), 2016,
  • [47] Analysis of Cascaded Multilevel Inverter with a Reduced Number of Switches for Reduction of Total Harmonic Distortion
    Muralikumar, Kola
    Ponnambalam, P.
    IETE JOURNAL OF RESEARCH, 2023, 69 (01) : 295 - 308
  • [48] Symmetrical And Asymmetrical Topology of Cascaded Multilevel Inverter With Reduced Number of Switches And DC Sources
    Nanda, Lipika
    Bharti, Privesh
    Dasgupta, A.
    2019 1ST IEEE INTERNATIONAL CONFERENCE ON SUSTAINABLE ENERGY TECHNOLOGIES AND SYSTEMS (IEEE-ICSETS 2019), 2019, : 230 - 235
  • [49] A developed single-phase cascaded multilevel inverter with reduced number of circuit devices
    Karimi, Masoumeh
    Oskuee, Mohammad Reza Jannati
    Ravadanegh, Sajad Najafi
    Gharehpetian, Gevork B.
    INTERNATIONAL JOURNAL OF AMBIENT ENERGY, 2019, 40 (03) : 254 - 262
  • [50] A New Low Cost and High Efficiency Cascaded Half-Bridge Multilevel Inverter with Reduced Number of Switches
    Sonti, Venu
    Jain, Sachin
    Agarwal, Vivek
    2014 IEEE INTERNATIONAL CONFERENCE ON POWER ELECTRONICS, DRIVES AND ENERGY SYSTEMS (PEDES), 2014,