Distributed arithmetic in the design of high speed hardware fuzzy inference systems

被引:0
|
作者
Gaona, A [1 ]
Olea, D [1 ]
Melgarejo, M [1 ]
机构
[1] Univ Distrital Francisco Jose de Caldas, Lab Automat Microelect & Computat Intelligence, Bogota, Colombia
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
This paper presents an approach for implementing center average defuzzifier by means of distributed arithmetic. This approach was applied in the design of two digital fuzzy processors, their architectures are described and compared in terms of system level organization. An automatic hardware code generation tool was used for specifying these fuzzy processors. Furthermore, they were implemented over a VirtexE(R) FPGA. Implementation results show that it is possible to obtain a processing speed up to 45 MFLIPS and reduced area cost for distributed arithmetic based parallel organized fuzzy inference systems.
引用
下载
收藏
页码:116 / 120
页数:5
相关论文
共 50 条
  • [1] Sequential fuzzy inference system based on distributed arithmetic
    Gaona, A
    Olea, D
    Melgarejo, M
    CIMSA'03: 2003 IEEE INTERNATIONAL SYMPOSIUM ON COMPUTATIONAL INTELLIGENCE FOR MEASUREMENT SYSTEMS AND APPLICATIONS, 2003, : 125 - 129
  • [2] DESIGN AND IMPLEMENTATION OF A HARDWARE FUZZY INFERENCE SYSTEM
    HUNG, DL
    ZAJAK, WF
    INFORMATION SCIENCES-APPLICATIONS, 1995, 3 (03): : 193 - 207
  • [3] A reconfigurable parallel inference processor for high speed fuzzy systems
    Lees, MJ
    Campbell, DA
    Devlin, JC
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 3, 1996, : 539 - 542
  • [4] Sparse distributed fuzzy inference systems
    Kong, A
    SOFT COMPUTING, 2006, 10 (07) : 567 - 577
  • [5] Sparse distributed fuzzy inference systems
    A. Kong
    Soft Computing, 2006, 10 : 567 - 577
  • [6] Fuzzy Hardware Tool: An Adaptable Tool to Facilitate the Implementation of Fuzzy Inference Systems in Hardware
    Valdez, Rogelio
    Maldonado, Yazmin
    Quevedo, Joel A.
    ELECTRONICS, 2023, 12 (13)
  • [7] Distributed Arithmetic-based architectures for high speed IIR filter design
    Su, CL
    Hwang, YT
    1996 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, PROCEEDINGS, 1996, : 156 - 161
  • [8] SCALABLE ARCHITECTURE FOR HIGH-SPEED MULTIDIMENSIONAL FUZZY INFERENCE SYSTEMS
    Del Campo, Ines
    Echanobe, Javier
    Basterretxea, Koldo
    Bosque, Guillermo
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2011, 20 (03) : 375 - 400
  • [9] Design of high speed arithmetic encoder
    Mei, KZ
    Zheng, NN
    Yao, J
    Liu, YH
    2004: 7TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED CIRCUITS TECHNOLOGY, VOLS 1- 3, PROCEEDINGS, 2004, : 1617 - 1620
  • [10] HIGH-SPEED CONVOLUTION USING GQRNS ARITHMETIC HARDWARE
    SODERSTRAND, MA
    MILLER, RJ
    1989 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 1989, : 1556 - 1558