A Simple Ultra-Low Power Opamp in 22 nm FDSOI

被引：0

作者：

Kuzmicz, Wieslaw ^{[1
]}

机构：

[1] Warsaw Univ Technol, Inst Microelect & Optoelect, Warsaw, Poland

来源：

PROCEEDINGS OF THE 2019 26TH INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS (MIXDES 2019) | 2019年

关键词：

FDSOI; low-power circuit design; low noise; noise efficiency factor; AMPLIFIER;

D O I：

10.23919/mixdes.2019.8787017

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

An ultra-low power opamp is described. The amplifier has been designed and prototyped in 22nm CMOS FDSOI technology. Very low current consumption (1.1 mu A at V-DD=0.8V) and very low area (0.0277 mm(2)) make it suitable for multichannel bio signal recording arrays. Noise efficiency factor of 3.3 has been achieved. A unique feature of this opamp architecture is a negative feedback loop from the output to the body of an input transistor, which serves as a second gate. This circuit technique, possible only in FDSOI technology, allows to achieve perfectly linear voltage transfer curve while leaving both signal inputs of the amplifier free.

引用

页码：167 / 170

页数：4

共 50 条

[1] Comparison of Ultra Low Power Full Adder Cells in 22 nm FDSOI Technology
Zadeh, Somayeh Hossein
Ytterdal, Trond
Aunet, Snorre
2018 IEEE NORDIC CIRCUITS AND SYSTEMS CONFERENCE (NORCAS): NORCHIP AND INTERNATIONAL SYMPOSIUM OF SYSTEM-ON-CHIP (SOC), 2018,
[2] Ultra-Low Power 60 GHz Class-C Frequency Tripler in 22-nm FDSOI CMOS Technology
Gupta, Aditya
Dietz, Marco
Engelmann, Andre
Hagelauer, Amelie
15TH IEEE LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS, LASCAS 2024, 2024, : 133 - 137
[3] An Ultra-Low Area Digital-Assisted Neuro Recording System in 22nm FDSOI Technology
Schueffny, Franz Marcus
Hoeppner, Sebastian
Haenzsche, Stefan
George, Richard Miru
Zeinolabedin, Seyed Mohammad Ali
Mayr, Christian
IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (03) : 739 - 743
[4] FDSOI versus BULK CMOS at 28 nm node Which Technology for Ultra-Low Power Design?
Makipaa, Jani
Billoint, Olivier
2013 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2013, : 554 - 557
[5] Investigation on Electrical Characteristics of FDSOI Device for Ultra-Low Power Operation
Guduri, Manisha
Kundu, Sudip
Islam, Aminul
2016 3RD INTERNATIONAL CONFERENCE ON RECENT ADVANCES IN INFORMATION TECHNOLOGY (RAIT), 2016, : 534 - 536
[6] Ultra-low power 1T-DRAM in FDSOI technology
El Dirani, H.
Lee, K. H.
Parihar, M. S.
Lacord, J.
Martinie, S.
Barbe, J-Ch.
Mescot, X.
Fonteneau, P.
Broquin, J. -E.
Ghibaudo, G.
Galy, Ph
Gamiz, F.
Taur, Y.
Kim, Y. -T.
Cristoloveanu, S.
Bawedin, M.
MICROELECTRONIC ENGINEERING, 2017, 178 : 245 - 249
[7] 14nm FDSOI Upgraded Device Performance for Ultra-Low Voltage Operation
Weber, O.
Josse, E.
Mazurier, J.
Degors, N.
Chhun, S.
Maury, P.
Lagrasta, S.
Barge, D.
Manceau, J. -P.
Haond, M.
2015 SYMPOSIUM ON VLSI TECHNOLOGY (VLSI TECHNOLOGY), 2015,
[8] FDSOI Process Technology for Subthreshold-Operation Ultra-Low Power Electronics
Vitale, S. A.
Wyatt, P. W.
Checka, N.
Kedzierski, J.
Keast, C. L.
ADVANCED SEMICONDUCTOR-ON-INSULATOR TECHNOLOGY AND RELATED PHYSICS 15, 2011, 35 (05): : 179 - 188
[9] Novel Back Gate Doping Ultra Low Retention Power 22nm FDSOI SRAM for IOT Application
Chang, Mingcheng
Chan, Nigel
Joshi, Vivek
Hecker, Sandra
Ziller, Udo
Poth, Petra
Zaka, Alban
Herrmann, Tom
Seo, Seunghwan
Yoon, Hongsik
Zou, Xin
Xu, Zhen
Ramamurthy, Hema
Klick, Torsten
Congedo, Gabriele
Lee, Youmean
Erben, Elke
Zschaetzsch, Gerd
Faul, Juergen
Kluth, Jon
Schmid, Joerg
VanBentum, Ralf
Weintraub, Chad
2018 48TH EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE (ESSDERC), 2018, : 78 - 81
[10] Ultra-Low-Power Compact Neuron Circuit with Tunable Spiking Frequency and High Robustness in 22 nm FDSOI
Quan, Jiale
Liu, Zhen
Li, Bo
Luo, Jiajun
ELECTRONICS, 2023, 12 (12)

← 1 2 3 4 5 →