Thermal-Aware System Analysis and Software Synthesis for Embedded Multi-Processors

被引:0
|
作者
Thiele, Lothar [1 ]
Schor, Lars [1 ]
Yang, Hoeseok [1 ]
Bacivarov, Iuliana [1 ]
机构
[1] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland
关键词
Multi-Processor Systems-on-Chip; Design Space Exploration; Thermal-Aware Analysis; Model Calibration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nowadays, the reliability and performance of modern embedded multi-processor systems is threaten by the ever increasing power densities in integrated circuits, and a new additional goal of software synthesis is to reduce the peak temperature of the system. However, in order to perform thermal-aware mapping optimization, the timing and thermal characteristics of every candidate mapping have to be analyzed. While the task of analyzing timing characteristics of design alternatives has been extensively investigated in recent years, there is still a lack of methods for accurate and fast thermal analysis. In order to obtain desired evaluation times, the system has to be simulated at a high abstraction level. This often results in a loss of accuracy, mainly due to missing knowledge of system's characteristics. This paper addresses this challenge and presents methods to automatically calibrate high-level thermal evaluation methods. Furthermore, the viability of the methods for automated model calibration is illustrated by means of a novel high-level thermal evaluation method.
引用
收藏
页码:268 / 273
页数:6
相关论文
共 50 条
  • [31] Energy-Aware Partitioned Fixed-Priority Scheduling for Chip Multi-Processors
    Kandhalu, Arvind
    Kim, Junsung
    Lakshmanan, Karthik
    Rajkumar, Ragunathan
    2011 IEEE 17TH INTERNATIONAL CONFERENCE ON EMBEDDED AND REAL-TIME COMPUTING SYSTEMS AND APPLICATIONS (RTCSA 2011), VOL 1, 2011, : 93 - 102
  • [32] Reliability-aware platform optimization for 3D chip multi-processors
    Kdouh, Wael
    El-Rewini, Hesham
    JOURNAL OF SUPERCOMPUTING, 2012, 60 (02): : 248 - 267
  • [33] Reliability-aware platform optimization for 3D chip multi-processors
    Wael Kdouh
    Hesham El-Rewini
    The Journal of Supercomputing, 2012, 60 : 248 - 267
  • [34] Comparative Analysis of List Scheduling Algorithms on Homogeneous Multi-Processors
    Wang, Jian
    Lv, Xinke
    Chen, Xiao
    PROCEEDINGS OF 2016 8TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION SOFTWARE AND NETWORKS (ICCSN 2016), 2016, : 708 - 713
  • [35] Design of massively parallel hardware multi-processors for highly-demanding embedded applications
    Jozwiak, Lech
    Jan, Yahya
    MICROPROCESSORS AND MICROSYSTEMS, 2013, 37 (08) : 1155 - 1172
  • [36] Realistic 3D graphics synthesis on parallel multi-processors
    Huang, Xiaohu
    Zheng, Nanning
    Jia, Tianxu
    Hsi-An Chiao Tung Ta Hsueh/Journal of Xi'an Jiaotong University, 1996, 30 (01): : 82 - 90
  • [37] HaDeS: Architectural Synthesis for Heterogeneous Dark Silicon Chip Multi-processors
    Turakhia, Yatish
    Raghunathan, Bharathwaj
    Garg, Siddharth
    Marculescu, Diana
    2013 50TH ACM / EDAC / IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2013,
  • [38] Thermal-Aware Design and Management of Embedded Real-Time Systems
    Lee, Youngmoon
    PROCEEDINGS OF THE 2021 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE 2021), 2021, : 1252 - 1255
  • [39] Thermal-aware Synthesis of Integrated Photonic Ring Resonators
    Condrat, Christopher
    Kalla, Priyank
    Blair, Steve
    2014 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2014, : 557 - 564
  • [40] Thermal-aware application scheduling on device-heterogeneous embedded architectures
    Swaminathan, Karthik
    Kotra, Jagadish
    Liu, Huichu
    Sampson, Jack
    Kandemir, Mahmut
    Narayanan, Vijaykrishnan
    2015 28TH INTERNATIONAL CONFERENCE ON VLSI DESIGN (VLSID), 2015, : 221 - 226