Thermal-Aware System Analysis and Software Synthesis for Embedded Multi-Processors

被引:0
|
作者
Thiele, Lothar [1 ]
Schor, Lars [1 ]
Yang, Hoeseok [1 ]
Bacivarov, Iuliana [1 ]
机构
[1] ETH, Comp Engn & Networks Lab, CH-8092 Zurich, Switzerland
关键词
Multi-Processor Systems-on-Chip; Design Space Exploration; Thermal-Aware Analysis; Model Calibration;
D O I
暂无
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Nowadays, the reliability and performance of modern embedded multi-processor systems is threaten by the ever increasing power densities in integrated circuits, and a new additional goal of software synthesis is to reduce the peak temperature of the system. However, in order to perform thermal-aware mapping optimization, the timing and thermal characteristics of every candidate mapping have to be analyzed. While the task of analyzing timing characteristics of design alternatives has been extensively investigated in recent years, there is still a lack of methods for accurate and fast thermal analysis. In order to obtain desired evaluation times, the system has to be simulated at a high abstraction level. This often results in a loss of accuracy, mainly due to missing knowledge of system's characteristics. This paper addresses this challenge and presents methods to automatically calibrate high-level thermal evaluation methods. Furthermore, the viability of the methods for automated model calibration is illustrated by means of a novel high-level thermal evaluation method.
引用
收藏
页码:268 / 273
页数:6
相关论文
共 50 条
  • [1] Thermal-Aware Compilation for Register Window-Based Embedded Processors
    Sabry, Mohamed M.
    Ayala, Jose L.
    Atienza, David
    IEEE EMBEDDED SYSTEMS LETTERS, 2010, 2 (04) : 103 - 106
  • [2] Thermal-aware Task Scheduling at the System Software Level
    Choi, Jeonghwan
    Cher, Chen-Yong
    Franke, Hubertus
    Hamann, Hendrik
    Weger, Alan
    Bose, Pradip
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 213 - 218
  • [3] Thermal-aware Scheduling for Data Parallel Workloads on Multi-Core Processors
    Tan, Hengxing
    Ranka, Sanjay
    2014 IEEE SYMPOSIUM ON COMPUTERS AND COMMUNICATION (ISCC), 2014,
  • [4] ThermOS: System Support for Dynamic Thermal Management of Chip Multi-Processors
    Sironi, Filippo
    Maggio, Martina
    Cattaneo, Riccardo
    Del Nero, Giovanni F.
    Sciuto, Donatella
    Santambrogio, Marco D.
    2013 22ND INTERNATIONAL CONFERENCE ON PARALLEL ARCHITECTURES AND COMPILATION TECHNIQUES (PACT), 2013, : 41 - 50
  • [5] Static cache partitioning robustness analysis for embedded on-chip multi-processors
    Molnos, Anca M.
    Cotofana, Sorin D.
    Heijligers, Marc J. M.
    van Eijndhoven, Jos T. J.
    TRANSACTIONS ON HIGH-PERFORMANCE EMBEDDED ARCHITECTURES AND COMPILERS I, 2007, 4050 : 279 - +
  • [6] A Synthesis Algorithm for Customized Heterogeneous Multi-processors
    Soleymanpour, Rahim
    Mohammadi, Siamak
    Rajabi, Hamed
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 151 - 154
  • [7] SkipCache: application aware cache management for chip multi-processors
    Warrier, Tripti S.
    Kanakagiri, Raghavendra
    Mutyam, Madhu
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2015, 9 (06): : 293 - 299
  • [8] A Thermal-Aware Scheduling Algorithm for Core Migration in Multicore Processors
    Eratne, Savithra
    Nair, Pradeep
    John, Eugene
    JOURNAL OF LOW POWER ELECTRONICS, 2015, 11 (02) : 103 - 111
  • [9] THERMAL-AWARE POWER MIGRATION IN MANY-CORE PROCESSORS
    Raghu, Avinash
    Karajgikar, Saket
    Agonafer, Dereje
    Sammakia, Bahgat
    PROCEEDINGS OF THE ASME INTERNATIONAL MECHANICAL ENGINEERING CONGRESS AND EXPOSITION 2010, VOL 4, 2012, : 397 - 404
  • [10] Utility Aware Snoozy Caches for Energy Efficient Chip Multi-Processors
    Kulkarn, Ashwini A.
    Chakraborty, Shounak
    Mahajan, Shrinivas P.
    Kapoor, Hemangee K.
    PROCEEDINGS OF THE 2018 GREAT LAKES SYMPOSIUM ON VLSI (GLSVLSI'18), 2018, : 249 - 254