A Novel Knowledge Module to Integrate Threshold Logic and Post-CMOS Technology into Undergraduate Logic Design Classroom

被引:0
|
作者
Das, Jayita [1 ]
Bhanja, Sanjukta [1 ]
机构
[1] Univ S Florida, Dept Elect Engn, Tampa, FL 33620 USA
来源
2014 4TH INTERDISCIPLINARY ENGINEERING DESIGN EDUCATION CONFERENCE (IEDEC) | 2014年
关键词
post-CMOS technologies; threshold logic; majority function; neural computing; STT-MRAM; NML;
D O I
暂无
中图分类号
G40 [教育学];
学科分类号
040101 ; 120403 ;
摘要
This work is an effort to introduce advanced logic, their applications and some of their post-CMOS technological implementations in "core" conventional logic design classroom. In this short one-lecture knowledge module, we aimed at threshold logic and its most popular application, the neural computing. Majority, a special type of threshold function was also discussed and one of its post-CMOS implementation was shown. A post-CMOS memory called Spin Transfer Torque-Magnetoresistive RAM (STT-MRAM) was also introduced. The purpose of the module was to encourage research among students and to motivate them towards electives in advanced logic and post-CMOS nanotechnologies. Students' feedback were collected through a pre and a post-module survey. The feedback suggest that all the participants were satisfied with the module and the module was successful in fulfilling its objectives.
引用
收藏
页码:24 / 30
页数:7
相关论文
共 50 条
  • [21] Design of Universal logic gates and Majority Gate Using One clock pulse based CMOS Capacitor Coupled Threshold Logic
    Dey, Arpita
    Sarkar, Mili
    Roy, Riddhi
    Santra, Tamonash Kanti
    Taki, G. S.
    2020 IEEE INTERNATIONAL IOT, ELECTRONICS AND MECHATRONICS CONFERENCE (IEMTRONICS 2020), 2020, : 241 - 246
  • [22] Design and experimental results of a cmos flip-flop featuring embedded threshold logic
    Padure, M
    Cotofana, S
    Vassiliadis, S
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 253 - 256
  • [23] A Novel Domino Logic with Modified Keeper in 16nm CMOS Technology
    Singhal S.
    Mehra A.
    Tripathi U.
    Electronics, 2019, 23 (02) : 41 - 51
  • [24] Efficient Ternary Compressor Design Using Capacitive Threshold Logic in CNTFET Technology
    Sharma, Trapti
    Kumre, Laxmi
    IETE JOURNAL OF RESEARCH, 2023, 69 (03) : 1539 - 1549
  • [25] Work in progress - Introduction of K-map based nano-logic synthesis as knowledge module in Logic Design course
    Srivastava, Saket
    Bhanja, Sanjukta
    2007 37TH ANNUAL FRONTIERS IN EDUCATION CONFERENCE, GLOBAL ENGINEERING : KNOWLEDGE WITHOUT BORDERS - OPPORTUNITIES WITHOUT PASSPORTS, VOLS 1- 4, 2007, : 1180 - 1181
  • [26] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology
    Lagostina, Lorenzo
    2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
  • [27] Design of a robust, high performance standard cell threshold logic family for DSM technology
    Leshner, Samuel
    Kulkarni, Niranjan
    Vrudhula, Sarma
    Berezowski, Krzysztof
    2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 52 - 55
  • [28] Novel Low and High Threshold TFET Based NTI and PTI Cells Benchmarked with Standard 45 nm CMOS Technology for Ternary Logic Applications
    Ramakant
    Vidhyadharan, Sanjay
    Shyam, A. Krishna
    Hirpara, Mohit
    Chaudhary, Tanmay
    Dan, Surya S.
    2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 419 - 424
  • [29] Gated Clock and Revised Keeper (GCRK) Domino Logic Design in 16 nm CMOS Technology
    Singhal, Smita
    Mehra, Anu
    IETE JOURNAL OF RESEARCH, 2023, 69 (03) : 1686 - 1693
  • [30] Design and implementation of a nano magnetic logic barrel shifter using beyond-CMOS technology
    Kumaresan, Raja Sekar
    Raj, Marshal
    Gopalakrishnan, Lakshminarayanan
    JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2022, 73 (01): : 1 - 10