共 50 条
- [21] Design of Universal logic gates and Majority Gate Using One clock pulse based CMOS Capacitor Coupled Threshold Logic 2020 IEEE INTERNATIONAL IOT, ELECTRONICS AND MECHATRONICS CONFERENCE (IEMTRONICS 2020), 2020, : 241 - 246
- [22] Design and experimental results of a cmos flip-flop featuring embedded threshold logic PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL V: BIO-MEDICAL CIRCUITS & SYSTEMS, VLSI SYSTEMS & APPLICATIONS, NEURAL NETWORKS & SYSTEMS, 2003, : 253 - 256
- [25] Work in progress - Introduction of K-map based nano-logic synthesis as knowledge module in Logic Design course 2007 37TH ANNUAL FRONTIERS IN EDUCATION CONFERENCE, GLOBAL ENGINEERING : KNOWLEDGE WITHOUT BORDERS - OPPORTUNITIES WITHOUT PASSPORTS, VOLS 1- 4, 2007, : 1180 - 1181
- [26] Design of Low-power Arithmetic Logic Circuits for 45 nm CMOS Technology 2022 IEEE 21ST MEDITERRANEAN ELECTROTECHNICAL CONFERENCE (IEEE MELECON 2022), 2022, : 7 - 12
- [27] Design of a robust, high performance standard cell threshold logic family for DSM technology 2010 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2010, : 52 - 55
- [28] Novel Low and High Threshold TFET Based NTI and PTI Cells Benchmarked with Standard 45 nm CMOS Technology for Ternary Logic Applications 2019 32ND INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2019 18TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2019, : 419 - 424
- [30] Design and implementation of a nano magnetic logic barrel shifter using beyond-CMOS technology JOURNAL OF ELECTRICAL ENGINEERING-ELEKTROTECHNICKY CASOPIS, 2022, 73 (01): : 1 - 10