A Size Scaling Approach for Mixed-size Placement

被引:0
|
作者
Tsota, Kalliopi [1 ]
Koh, Cheng-Kok [1 ]
Balakrishnan, Venkataramanan [1 ]
机构
[1] Purdue Univ, Sch Elect & Comp Engn, W Lafayette, IN 47907 USA
关键词
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
We propose a global placement algorithm that employs size scaling of circuit components to provide continuity during placement. In the context of mixed-size placement, size scaling is utilized to handle significant variations among the sizes of the components, thereby avoiding additional complexity that is often associated with multiple levels of smoothing. By using the optimal region approach to first determine an initial placement, the size scaling approach allows the global placement algorithm to converge to better placement solutions.
引用
收藏
页码:201 / 205
页数:5
相关论文
共 50 条
  • [21] Mixed-Size Placement with Fixed Macrocells using Grid-Warping
    Xiu, Zhong
    Rutenbar, Rob A.
    ISPD'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON PHYSICAL DESIGN, 2007, : 103 - +
  • [22] Routability-Driven Analytical Placement for Mixed-Size Circuit Designs
    Hsu, Meng-Kai
    Chou, Sheng
    Lin, Tzu-Hen
    Chang, Yao-Wen
    2011 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN (ICCAD), 2011, : 80 - 84
  • [23] GPSAT: A SAT based Global Placement for Large Scale Mixed-size Designs
    Datta, Prasun
    Mukherjee, Shyamapada
    2018 INTERNATIONAL CONFERENCE ON INTELLIGENT AUTONOMOUS SYSTEMS (ICOIAS), 2018, : 77 - 81
  • [24] ePlace-MS: Electrostatics-Based Placement for Mixed-Size Circuits
    Lu, Jingwei
    Zhuang, Hao
    Chen, Pengwen
    Chang, Hongliang
    Chang, Chin-Chih
    Wong, Yiu-Chung
    Sha, Lu
    Huang, Dennis
    Luo, Yufeng
    Teng, Chin-Chi
    Cheng, Chung-Kuan
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2015, 34 (05) : 685 - 698
  • [25] A PIPELINE PROCESSOR FOR MIXED-SIZE FFTS
    SAYEGH, SI
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 1992, 40 (08) : 1892 - 1990
  • [26] A Pre-Placement Net Length Estimation Technique for Mixed-Size Circuits
    Fathi, Bahareh
    Behjat, Laleh
    Rakai, Logan M.
    11TH INTERNATIONAL WORKSHOP ON SYSTEM-LEVEL INTERCONNECT PREDICTION (SLIP 09), 2009, : 45 - 52
  • [27] Stronger Mixed-Size Placement Backbone Considering Second-Order Information
    Chen, Yifan
    Wen, Zaiwen
    Liang, Yun
    Lin, Yibo
    2023 IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, ICCAD, 2023,
  • [28] Robust mixed-size placement under tight white-space constraints
    Cong, J
    Romesis, M
    Shinnerl, JR
    ICCAD-2005: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, DIGEST OF TECHNICAL PAPERS, 2005, : 165 - 172
  • [29] Unified Analytical Global Placement for Large-Scale Mixed-Size Circuit Designs
    Hsu, Meng-Kai
    Chang, Yao-Wen
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2012, 31 (09) : 1366 - 1378
  • [30] Multi-level placement for large-scale mixed-size IC designs
    Chang, CC
    Cong, J
    Xin, Y
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 325 - 330