FPGA Implementation of High-speed LDPC Codec for Wireless Laser Communication

被引:0
|
作者
Jin, Xiaoshuai [1 ]
Liu, Hao [1 ]
机构
[1] Beijing Inst Technol, Coll Informat & Elect, Beijing, Peoples R China
关键词
wireless laser communication; LDPC; high-speed; BLOCK;
D O I
10.1109/ICISCE.2018.00232
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
With the improvement of the theory and the rapid development of the technology of laser communication, wireless laser communication has wider application fields. At the same time, people's requirements of information transmission rate in the communication system are constantly improving. Thus, Low Density Parity Check (LDPC) codes have become the first selection of channel coding with its excellent performance of error correction and low implementation complexity, but how to realize the efficient encoding and decoding of LDPC codes is the difficulty of the research. The encoding and decoding technology of LDPC codes as well as the wireless laser communication technology are the important issues. This paper will combine with these and mainly studies the actual application of LDPC codes in wireless laser communication. Then the codec of LDPC codes based on the CCSDS standard on the condition of high-speed communication is implemented with FPGA and the throughput can reach 2.5Gbps.
引用
收藏
页码:1128 / 1132
页数:5
相关论文
共 50 条
  • [41] Efficient FPGA implementation of high-speed true random number generator
    Lu, Zhenguo
    Yang, Shenshen
    Liu, Jianqiang
    Wang, Xuyang
    Li, Yongmin
    REVIEW OF SCIENTIFIC INSTRUMENTS, 2021, 92 (02):
  • [42] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Kincses, Zoltan
    Orzo, Laszlo
    Nagy, Zoltan
    Mezo, Gyorgy
    Szolgay, Peter
    JOURNAL OF SIGNAL PROCESSING SYSTEMS FOR SIGNAL IMAGE AND VIDEO TECHNOLOGY, 2011, 64 (03): : 279 - 290
  • [43] High-speed FPGA implementation of the SHA-1 Hash function
    Kakarountas, A. P.
    Theodoridis, G.
    Laopoulos, T.
    Goutis, C. E.
    2005 IEEE INTELLIGENT DATA ACQUISITION AND ADVANCED COMPUTING SYSTEMS: TECHNOLOGY AND APPLICATIONS, 2005, : 211 - 215
  • [44] High-Speed, SAD Based Wavefront Sensor Architecture Implementation on FPGA
    Zoltán Kincses
    László Orzó
    Zoltán Nagy
    György Mező
    Péter Szolgay
    Journal of Signal Processing Systems, 2011, 64 : 279 - 290
  • [45] A High-Speed FPGA Implementation of an RSD-Based ECC Processor
    Marzouqi, Hamad
    Al-Qutayri, Mahmoud
    Salah, Khaled
    Schinianakis, Dimitrios
    Stouraitis, Thanos
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (01) : 151 - 164
  • [46] Laser Communication: The Future of High-Speed Data Transmission
    Honey, Cort
    LIA Today, 2023, 31 (03): : 10 - 13
  • [47] High-speed FPGA-implementation of multidimensional binary morphological operations
    Velten, J
    Kummert, A
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL III: GENERAL & NONLINEAR CIRCUITS AND SYSTEMS, 2003, : 706 - 709
  • [48] FPGA Implementation of High-Speed Parallel Maximum a Posteriori (MAP) Decoders
    del Barco, Martin I.
    Maggio, Gabriel N.
    Morero, Damian A.
    Fernandez, Javier
    Ramos, Facundo
    Carrer, Hugo S.
    Hueda, Mario R.
    2009 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA 2009), 2009, : 98 - +
  • [49] FPGA-based Design and Implementation of High-speed Portable DSO
    Xu, Min
    Chang, Fei
    Zhao, Liping
    2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL III, 2010, : 174 - 177
  • [50] FPGA Implementation of a High-Speed Two Dimensional Discrete Wavelet Transform
    Hsieh, Chin-Fa
    Tsai, Tsung-Han
    APPLIED SCIENCE AND PRECISION ENGINEERING INNOVATION, PTS 1 AND 2, 2014, 479-480 : 508 - 512