Way Guard: A Segmented Counting Bloom Filter Approach to Reducing Energy for Set-Associative Caches

被引：0

作者：

Ghosh, Mrinmoy ^{[1
]}

Oezer, Emre ^{[1
]}

Ford, Simon ^{[1
]}

Biles, Stuart ^{[1
]}

Lee, Hsien-Hsin S. ^{[1
]}

机构：

[1] ARM Inc, Austin, TX USA

来源：

ISLPED 09 | 2009年

关键词：

D O I：

暂无

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

The design trend of caches in modern processors continues to increase their capacity with higher associativity to cope with large data footprint and take advantage of feature size shrink, which, Unfortunately, also leads to higher energy consumption. This paper presents a technique using segmented counting Bloom filters called "Way Guard" to reduce the number of redundant way lookups in large set-associative caches to achieve dynamic enemy savings. Our Way Guard mechanism only looks up an average of 25-30% of the cache ways and saved up to 65% of the L2 energy and up to 70% of the L1 cache energy.

引用

页码：165 / 170

页数：6

共 12 条

[1] Way-tracking set-associative caches
Kang, J.
Lee, S.
Lee, I.
[J]. ELECTRONICS LETTERS, 2010, 46 (22) : 1497 - 1498
[2] Hybrid approach of filtering unnecessary way accesses for set-associative caches
State Key Laboratory of Computer Architecture, Institute of Computing Technology, Chinese Academy of Science, Beijing 100190, China
不详
不详
不详
不详
[J]. Fan, L.-J. (fanlingjun@ict.ac.cn), 1600, Science Press (36):
[3] Using a way cache to improve performance of set-associative caches
Nicolaescu, Dan
Veidenbaum, Alexander
Nicolau, Alexandru
[J]. HIGH-PERFORMANCE COMPUTING, 2008, 4759 : 93 - +
[4] Snug set-associative caches: Reducing leakage power of instruction and data caches with no performance penalties
Hwang, Yuan-Shin
Li, Jia-Jhe
[J]. ACM TRANSACTIONS ON ARCHITECTURE AND CODE OPTIMIZATION, 2007, 4 (01) : 6
[5] Snug set-associative caches - Reducing leakage power while improving performance
Li, JJ
Hwang, YS
[J]. ISLPED '05: PROCEEDINGS OF THE 2005 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2005, : 345 - 350
[6] Reducing set-associative cache energy via way-prediction and selective direct-mapping
Powell, MD
Agarwal, A
Vijaykumar, TN
Falsafi, B
Roy, K
[J]. 34TH ACM/IEEE INTERNATIONAL SYMPOSIUM ON MICROARCHITECTURE, MICRO-34, PROCEEDINGS, 2001, : 54 - 65
[7] Parloom: A New Low-Power Set-Associative Instruction Cache Architecture Utilizing Enhanced Counting Bloom Filter and Partial Tags
Sani, Sajjad Rostami
Valinataj, Mojtaba
Alinezhad, Saeideh
[J]. JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2019, 28 (12)
[8] Speculative Tag Access for Reduced Energy Dissipation in Set-Associative L1 Data Caches
Bardizbanyan, Alen
Sjalander, Magnus
Whalley, David
Larsson-Edefors, Per
[J]. 2013 IEEE 31ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2013, : 302 - 308
[9] The Design of Way-Prediction Scheme in Set-Associative Cache for Energy Efficient Embedded System
Tseng, Chia-Ying
Chen, Hsin-Chu
[J]. 2009 WRI INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND MOBILE COMPUTING: CMC 2009, VOL 3, 2009, : 3 - 7
[10] Reducing Dynamic Energy of Set-Associative L1 Instruction Cache by Early Tag Lookup
Zhang, Wei
Zhang, Hang
Lach, John
[J]. 2015 IEEE/ACM INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN (ISLPED), 2015, : 49 - 54

← 1 2 →