Optimizing Use of Different Types of Memory for FPGAs in High Performance Computing

被引:0
|
作者
Huang, Kai [1 ]
Gungor, Mehmet [1 ]
Ioannidis, Stratis [1 ]
Leeser, Miriam [1 ]
机构
[1] Northeastern Univ, Dept ECE, Boston, MA 02115 USA
基金
美国国家科学基金会;
关键词
FPGA; High Performance Computing; Big Data; AWS;
D O I
10.1109/hpec43674.2020.9286144
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Accelerators such as Field Programmable Gate Arrays (FPGAs) are increasingly used in high performance computing, and the problems they are applied to process larger and larger amounts of data. FPGA manufacturers have added new types of memory on chip to help ease the memory bottleneck; however, the burden is on the designer to determine how data is allocated to different memory types. We study the use of ultraRAM for a graph application running on Amazon Web Services (AWS) that generates a large amount of intermediate data that is not subsequently accessed sequentially. We investigate different algorithms for mapping data to ultraRAM. Our results show that use of ultraRAM can speed up overall application run time by a factor of 3 or more. Maximizing the amount of ultraRAM used produces the best results, and as problem size grows, judiciously assigning data to ultraRAM vs. DDR results in better performance.
引用
收藏
页数:7
相关论文
共 50 条
  • [1] Evaluating and Optimizing OpenCL Kernels for High Performance Computing with FPGAs
    Zohouri, Hamid Reza
    Maruyama, Naoya
    Smith, Aaron
    Matsuda, Motohiko
    Matsuoka, Satoshi
    [J]. SC '16: PROCEEDINGS OF THE INTERNATIONAL CONFERENCE FOR HIGH PERFORMANCE COMPUTING, NETWORKING, STORAGE AND ANALYSIS, 2016, : 409 - 420
  • [2] Integrating FPGAs in High-Performance Computing: Introduction
    Chow, Paul
    Hutton, Mike
    [J]. FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 131 - 131
  • [3] A High Performance and Memory Efficient LU Decomposer on FPGAs
    Wu, Guiming
    Dou, Yong
    Sun, Junqing
    Peterson, Gregory D.
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2012, 61 (03) : 366 - 378
  • [4] Checkpoint/Restart and Beyond: Resilient High Performance Computing with FPGAs
    Schmidt, Andrew G.
    Huang, Bin
    Sass, Ron
    French, Matthew
    [J]. 2011 IEEE 19TH ANNUAL INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE CUSTOM COMPUTING MACHINES (FCCM), 2011, : 162 - 169
  • [5] Optimizing Performance and Energy of High Performance Computing Applications
    Brochard, Luigi
    Panda, Raj
    Desota, Don
    Thomas, Francois
    Bell, Rob, Jr.
    [J]. PARALLEL COMPUTING: FROM MULTICORES AND GPU'S TO PETASCALE, 2010, 19 : 455 - 464
  • [6] Integrating FPGAs in High-Performance Computing: The Architecture and Implementation Perspective
    Woods, Nathan
    [J]. FPGA 2007: FIFTEENTH ACM/SIGDA INTERNATIONAL SYMPOSIUM ON FIELD-PROGRAMMABLE GATE ARRAYS, 2007, : 132 - 132
  • [7] Efficient Compilation of CUDA Kernels for High-Performance Computing on FPGAs
    Papakonstantinou, Alexandros
    Gururaj, Karthik
    Stratton, John A.
    Chen, Deming
    Cong, Jason
    Hwu, Wen-Mei W.
    [J]. ACM TRANSACTIONS ON EMBEDDED COMPUTING SYSTEMS, 2013, 13 (02)
  • [8] A Multicore Architecture for High-Performance Scientific Computing using FPGAs
    Cobos Carrascosa, J. P.
    Aparicio del Moral, B.
    Ramos, J. L.
    Lopez Jimenez, A. C.
    del Toro Iniesta, J. C.
    [J]. 2014 IEEE 8TH INTERNATIONAL SYMPOSIUM ON EMBEDDED MULTICORE/MANYCORE SOCS (MCSOC), 2014, : 223 - 228
  • [9] A High Performance Architecture for Computing Burrows-Wheeler Transform on FPGAs
    Cheema, Umer I.
    Khokhar, Ashfaq A.
    [J]. 2013 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2013,
  • [10] Assessing the Use Cases of Persistent Memory in High-Performance Scientific Computing
    Fridman, Yehonatan
    Snir, Yaniv
    Rusanovsky, Matan
    Zvi, Kfir
    Levin, Harel
    Hendler, Danny
    Attiya, Hagit
    Oren, Gal
    [J]. PROCEEDINGS OF WORKSHOP ON FAULT TOLERANCE FOR HPC AT EXTREME SCALE (FTXS 2021), 2021, : 11 - 20