Microfluidic packaging of high-density CMOS electrode array for labon-a-chip applications

被引:13
|
作者
Chung, Jaehoon [1 ]
Hwang, How Yuan [1 ]
Chen, Yu [1 ]
Lee, Tae Yoon [1 ,2 ,3 ]
机构
[1] ASTAR, Inst Microelect, 11 Sci Pk Rd,Singapore Sci Pk 2, Singapore 117685, Singapore
[2] Chungnam Natl Univ, Dept Technol Educ, 99 Daehak Ro, Daejeon 34134, South Korea
[3] Chungnam Natl Univ, Dept Biomed Engn, 99 Daehak Ro, Daejeon 34134, South Korea
基金
新加坡国家研究基金会;
关键词
Microfluidic system; Lab-on-a-chip; CMOS packaging; Microfluidic packaging; Impedance detection; Dielectrophoresis; MICROELECTRODE ARRAY; SYSTEM; MANIPULATION; MICROPARTICLES; FABRICATION; TECHNOLOGY; SEPARATION; SENSORS; DESIGN;
D O I
10.1016/j.snb.2017.07.122
中图分类号
O65 [分析化学];
学科分类号
070302 ; 081704 ;
摘要
Effective packaging and integration of microfluidic components with a small electronic chip, such as a complementary metal-oxide-semiconductor (CMOS) chip, is crucial for the ultimate realization of lab-on-a-chip (LOC) devices. Hence, the methods and materials used for the integration should provide good reproducibility, reliability, biocompatibility, and capability for mass production. This paper introduces a new concept that allows the miniaturization of microfluidic packaging and the integration of CMOS chips. The photosensitive polymer material used in this study serves not only as a photoresist to pattern diverse shapes of microfluidic structures at the wafer level, but also as an adhesive to bond the Indium-Tin-Oxide (ITO) coated glass chip to the CMOS die. The patterning process, using conventional photolithography, was demonstrated with a wide range of thicknesses from 10 mu m to 80 mu m, and reliable seamless bonding was achieved with a conventional flip-chip bonder. We also validated that the proposed packaging can be utilized in biological experiments by culturing live cells (MCF-7) for three days and by measuring the auto-fluorescence from the polymer material in the test-vehicles. In addition, the performance of the proposed packaging method was demonstrated by applying it to the microfluidic/CMOS hybrid chip for preliminary electrochemical testing (impedance measurement), and particle entrapment testing (dielectrophoresis experiment). The proposed fabrication procedure is expected to facilitate the wide adoption of CMOS technology in LOC applications. (C) 2017 Elsevier B.V. All rights reserved.
引用
收藏
页码:542 / 550
页数:9
相关论文
共 50 条
  • [1] CHIP CARRIERS AS A MEANS FOR HIGH-DENSITY PACKAGING
    PROKOP, JS
    WILLIAMS, DW
    IEEE TRANSACTIONS ON COMPONENTS HYBRIDS AND MANUFACTURING TECHNOLOGY, 1978, 1 (03): : 297 - 304
  • [2] Flex-on-chip for high-density packaging
    Fjelstad, Joseph
    DiStefano, Thomas
    Surface mount technology, 1995, 9 (08):
  • [3] High-Density Electrical Recording and Impedance Imaging With a Multi-Modal CMOS Multi-Electrode Array Chip
    Miccoli, Beatrice
    Lopez, Carolina Mora
    Goikoetxea, Erkuden
    Putzeys, Jan
    Sekeri, Makrina
    Krylychkina, Olga
    Chang, Shuo-Wen
    Firrincieli, Andrea
    Andrei, Alexandru
    Reumers, Veerle
    Braeken, Dries
    FRONTIERS IN NEUROSCIENCE, 2019, 13
  • [4] Fully Integrated CMOS Capacitive Sensor for Labon-Chip Applications
    Nabovati, Ghazal
    Ghafar-Zadeh, Ebrahim
    Mirzaei, Maryam
    Ayala-Charca, Giancarlo
    Awwad, Falah
    Sawan, Mohamad
    2014 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2014, : 233 - 236
  • [5] HIGH-DENSITY PROGRAMMABLE LOGIC ARRAY CHIP
    WOOD, RA
    IEEE TRANSACTIONS ON COMPUTERS, 1979, 28 (09) : 602 - 608
  • [6] Analysis of neuronal cells of dissociated primary culture on high-density CMOS electrode array
    Matsuda, Eiko
    Mita, Takeshi
    Hubert, Julien
    Bakkum, Douglas
    Frey, Urs
    Hierlemann, Andreas
    Takahashi, Hirokazu
    Ikegami, Takashi
    2013 35TH ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY (EMBC), 2013, : 1045 - 1048
  • [7] HIGH-DENSITY INTERCONNECT OVERLAY FOR BARE CHIP PACKAGING
    CARLSON, RO
    EICHELBERGER, CW
    WOJNAROWSKI, RJ
    KOHL, JE
    MICROELECTRONIC PACKAGING TECHNOLOGY: MATERIALS AND PROCESSES, 1989, : 339 - 344
  • [8] A high-density electrode array for a cochlear prosthesis
    Bhatti, PT
    Arcand, BY
    Wang, J
    Butala, NV
    Friedrich, CR
    Wise, KD
    BOSTON TRANSDUCERS'03: DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2003, : 1750 - 1753
  • [9] Cell recordings with a CMOS high-density microelectrode array
    Frey, U.
    Sanchez-Bustamante, C. D.
    Ugniwenko, T.
    Heer, F.
    Sedivy, J.
    Hafizovic, S.
    Roscic, B.
    Fussenegger, M.
    Blau, A.
    Egert, U.
    Hierlemann, A.
    2007 ANNUAL INTERNATIONAL CONFERENCE OF THE IEEE ENGINEERING IN MEDICINE AND BIOLOGY SOCIETY, VOLS 1-16, 2007, : 167 - +
  • [10] Chip-on-glass: An economic approach to high-density chip level packaging
    Sergent, JE
    Wells, A
    1998 INTERNATIONAL SYMPOSIUM ON MICROELECTRONICS, 1998, 3582 : 720 - 725